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1 Introduction
The Role of the IGBT in the Field of Power Electronics
Semiconductor power devices play a major role in meeting today’s require-
ments for more and more eﬃcient electronic applications. Large areas are cov-
ered by such applications like long-distance energy transmission or electro-
mobility. To fulfil the above requirements, the devices and power-electronic
circuits have to be steadily improved to get a wider SOA and to ensure the
optimal use of it [Rah12].
Since GTOs (Gate Turn-Oﬀ Thyristor) and bipolar power transistors were
widely replaced by the Insulated Gate Bipolar Transistor
(IGBT) in the early 90s, the IGBT is one of the most used power elec-
tronic switches. These voltage-controlled devices are used over a wide volt-
age and current range, from 300V up to 6.5 kV and from some ampere to
some kiloampere. Given by its device structure, the IGBT oﬀers a variety of
protection options. In contrast to the GTO or IGCT, IGBTs can provide an
“active short-circuit limitation“ during failure events [BTZS98] or even limit
the occurring overvoltage during fast turn-oﬀ [RKE+04]. Additionally, it was
shown in [BLJB12] and [BKW12] that the IGBT is able to withstand surge-
current events in the same way as usual free-wheeling diodes for the same
voltage class. With these features, the complete power-electronic application
can be protected.
Besides reaching the thermal limit, additional dynamic failure modes can
occur at high-voltage IGBTs under short-circuit condition. Current filaments
observed during fast short-circuit turn-oﬀ and self-turn-oﬀ are a root cause
for IGBT destructions. Only a few publications on high-voltage IGBTs ex-
ist which examine the internal IGBT behaviour and possible destruction
mechanisms during short-circuit mode and connect it with measurements
[KRS+09], [Kop10], [BSE11], [LB12]. Even less research has been conducted
for short-circuit type two behaviour [LDMM09], [BLBJ10], [PE11]. Until to-
day there exists no publication about the internal IGBT behaviour during
surge-current events and discussions about possible mechanisms of destruc-
tion.
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Apart from the mechanisms within the semiconductor, the occurring ef-
fects in the power circuit and the gate-control circuit must be well under-
stood to achieve a high IGBT ruggedness during short circuit and surge cur-
rent. In addition to the standard short-circuit detection method by voltage-
desaturation, the use of specially adapted detection methods can have a great
benefit for the complete protection concept as shown in [LH07], [RBCST+11],
[BBJ+12].
The physical understanding of the IGBT behaviour during short-circuit
and surge-current events and the protection of the IGBT from destruction
is the main concern of this work.
Application-Oriented IGBT Requirements and
Motivation of this Work
This thesis was written at Chemnitz University of Technology in cooperation
with General Electric Energy Power Conversion GmbH, former Converteam,
in Berlin. Many of the tasks and problem-settings regarding the improvement
of ruggedness of high-voltage IGBTs were derived directly from the industry
partner and its 3-level medium-voltage converter application. This topology
is widely used for industrial and traction applications [Ber00]. For the con-
sidered converter, 42-chip press-pack IGBTs with a voltage rating of 4.5 kV
are used. The challenge was to investigate all possible IGBT short-circuit
cases in this type of converter and to shift the complete converter protection
concept to the optimum level. The interconnection between the gate unit and
the IGBT and the surrounding circuit parameters like the stray and short-
circuit inductance were of special interest. In addition to the short-circuit
topic, a solution should be found on how to protect the load of the converter
(e.g. a large windmill generator) against asymmetric short-circuit currents
and alternating torques, see Chapter 5. For this purpose, the surge-current
mode of the IGBT is introduced and verified. It will be shown that this spe-
cial mode can be handled by the IGBT without destruction or significant
ageing.
To meet the requirements and test conditions mentioned above, a single-
chip test bench was constructed. New phenomena like the self-turn-oﬀ mech-
anism or special IGBT destructions under short-circuit and surge-current
mode were studied in detail. Countermeasures were found to protect the
IGBT and the complete power-electronic circuit and application from a pos-
sible destruction.
2
Goal and Approach of this Work
The main concerns of this work are the improvement and detailed under-
standing of the IGBT behaviour under short-circuit and surge-current mode
and the protection of the IGBT against destruction. For this, measurements
and semiconductor simulations were performed. IGBT destructions during
the work are categorized and explained in detail.
Most of the short-circuit and surge-current investigations were carried out
at the single-chip test bench. Almost all test circuits were scaled to the real
converter application. The values of the circuit inductances could be adjusted
freely, which is geometrically not possible at the converter. In the failure case,
only a single chip is destructed, which keeps the costs low and minimizes the
energy in the destruction moment. Measurements were carried out very close
to the chip with minimal parasitic influences. Occurring chip failures were
examined precisely due to low energies and current densities. New ideas of
protection and detection concepts and modifications at the gate unit were
applied and tested. Single and multichip constellations were used.
Partially, the investigations and measurements in this work were already
published in [BLBJ10], [BLJB11], [BBJ+12], [BLJB12], [LB12], [BBLJ13a].
After first optimizations at the single IGBT chips, the improvements were
tested and applied to the complete press-pack IGBT and to the converter
respectively, when it was necessary. To investigate also the internal physical
processes in the IGBT, semiconductor simulations under static, short-circuit
and surge-current mode were performed. Therefore, an IGBT model was
constructed without knowledge of the detailed structure of the real IGBT. It
will be shown that the constructed model fits the measured IGBT very well.
Diﬀerent design measures, like buﬀer structures or p-collector doping and its
impact on the IGBT behaviour under short circuit, surge current and on the
static behaviour are discussed in detail. Especially the IGBT’s breakdown
characteristic at low and higher currents after breakdown is investigated.
3
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2 Theory on the IGBT Short-Circuit
and Surge-Current Mode
The following chapter describes the fundamental diﬀerence in IGBT be-
haviour between short-circuit type 1, 2 and 3. The basic internal device
behaviour under short-circuit and surge-current mode is shortly described
with the help of supporting semiconductor simulations. The construction
of a suitable high-voltage IGBT model for device simulations is presented.
Influences of device parameters on the static IGBT characteristics are dis-
cussed.
2.1 Short-Circuit Operation of IGBTs
2.1.1 Diﬀerent Short-Circuit Types
Although most of the short-circuit conditions were derived from a 3-level
medium-voltage converter, the following descriptions refer to the single-phase
two-level converter in Figure 2.1 for reasons of simplicity.
Development of a Short-Circuit Situation and the Short-Circuit
Type 1
In the two-level converter, diﬀerent causes of an IGBT short circuit are
possible. A short circuit for switch T1 can occur, if the IGBTs T1 and T3 are
turned on at the same time. This will lead to a DC-link short circuit, see
dashed line and case 1 in Figure 2.1. Such a short circuit can result from an
error in the converter’s controlling software or an undesired switching of the
gate unit due to high noise levels. In order to counteract such an event, fibre
optics can be used for transmitting the logic signals to the gate units. Another
reason for an IGBT short circuit can result from a shorted connection within
the converter, e.g. a shorted converter load. If now T1 and T4 are turned on,
they are driven into short circuit, see red DC-link short circuit path (case 2)
in Figure 2.1. Depending on the position of the short circuit, the path can
5
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loadT1 T2
T3 T4
+VDC
1
2
3
Figure 2.1: Diﬀerent short-circuit paths for switch T1 at the single-phase 2-
level converter
be low- or high-inductive. In this work, mainly low-inductive DC-link short-
circuit paths leading to a steep diC/dt are discussed. This type of short circuit
can typically not be detected by the converters output current transducers
and the shorted link is not behind an output filter. A third possible reason of
IGBT short circuit can be triggered by a device failure of an IGBT or diode.
One imaginable case might be a destruction of the free-wheeling diode of
T3 during the commutation process. The diode cannot block any voltage
during the turn-on of IGBT T1 and VDC stays across T1 which leads to the
subsequent short circuit for the IGBT T1, see blue path (case 3) in Figure
2.1.
Depending on the respective state of the IGBT at the onset of short
circuit, three diﬀerent types of IGBT short circuits can be derived. If the
IGBT is turned on into an existing short circuit, the behaviour is defined
as short-circuit type one (SC 1) or hard switching fault (HSF). This type
has already been described in the literature many times, e.g. in [RRO+88],
[Loc91], [CCK93], [LA95]. An idealized SC 1 behaviour can be seen in Fig-
ure 2.2. Before turn-on, the IGBT is in blocking state and VDC drops across
it. The shorted link in the converter has already been established. Now, the
IGBT turns on and the current starts to rise steeply. Due to the parasitic
6
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inductance in the short-circuit path, a reduced IGBT voltage during the
positive diC/dt can be measured and estimated with
VCE,on = VDC   Lpar · diC
dt
. (2.1)
IC
time
ISC,peak
VCE
VCE,peak
VDC
VGE
VGE,peak
VCE,on
tSC
Figure 2.2: Typical current and voltage waveforms during SC 1
The current stops rising at the saturated current value IC,sat at a specific gate
voltage, equations see Section 2.1.2. In practice, the gate voltage often rises
above the applied value due to parasitic inductances in the auxiliary-emitter
path, displacement currents at the Miller capacitance CGC and a weak clamp-
ing of the gate voltage. This gate voltage peak VGE,peak leads subsequently
to a current peak ISC,peak and to a higher short-circuit stress. During the
short-circuit event IC,sat decreases with time due to self-heating, see Sec-
tion 2.1.2. The decrease of the short-circuit current is more pronounced for
low-voltage IGBTs, due to significantly smaller thermal capacitances. After
successful detection, the short circuit is turned oﬀ within the maximum al-
lowed short-circuit time (typ. 10µs). Diﬀerent detection methods, like the
investigation of the VCE waveform, will be discussed later in this work. At
turn-oﬀ, the falling diC/dt must be limited with a large turn-oﬀ resistor
(soft-oﬀ resistor RG,soft o↵) or Active Clamping, to reduce the occurring
overvoltage [Fin10], [VH10], [WNTR11], which can be calculated by
VCE,peak = VDC + Lpar · diC
dt
    
max
. (2.2)
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The maximum occurring overvoltages during the complete short-circuit event
should not exceed the static blocking behaviour of the device. For SC 1,
the datasheet value of the short-circuit safe operating area (SCSOA) holds
and defines a maximum allowed VDC, VGE, junction temperature Tj, and a
defined time in short-circuit mode (tSC). Sometimes the saturated current at
a specific gate and collector voltage is named. IGBT manufacturers focus on
the improvement of the SC behaviour. For this purpose, IC,sat is decreased
to a low value, the cell geometry is optimized to suppress a latch-up of the
parasitic thyristor and the bipolar current gain is adjusted to achieve an
optimal electric-field shape in the short-circuit case, explained in [LMP+03],
[KRS+09], [Kop10], [LSSD11].
Nevertheless, IGBT failures during the short-circuit event can occur. Since
several IGBT destructions had been discovered during the short-circuit mea-
surements, the discussion about failure causes plays a major role in this the-
sis. Figure 2.3 categorizes diﬀerent failures that can appear during short cir-
cuit. Some of the failure types are already mentioned in the literature [Tak02],
[BAMW06], [ALKB08], [Kop10]. Failure type I occurs at short-circuit turn-
on and can be connected with a latch-up of the parasitic thyristor. Due to
IC
time
VCE
VDC
I II III IV V
short circuit with
Self-Turn-Oﬀ
Figure 2.3: Categorization of IGBT failures during short circuit
a weak gate-clamping and high gate voltage the current, particularly the
hole current can become too large. The built-in voltage of the emitter-side
n+p-junction can be exceeded, described in [ONSI04]. This will consequently
lead to the injection of electrons, to the turn-on of the parasitic thyristor and
8
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to the loss of IGBT controllability by varying the MOS channel, see Fig-
ure 2.4. Hence, the occurring short-circuit current will not be saturated. The
latch-up can start at a single cell and lead to strong current inhomogeneities
during short circuit. As was already mentioned, optimized cell geometries are
used to counteract latch-up [LMP+03]. A high p-well doping in the region
of the flowing hole current, especially underneath the n+-region, is applied.
Thus, the resistance in the upper p-well is reduced even more, which is re-
flected by RS in the equivalent circuit in Figure 2.4.
Emitter Gate
Collector
p
n 
n
p
SiO2
n+
+
 
p+ Gate
Collector
Emitter
pnp
npn
RS
n-MOS
ICH
IC,pnp
n-channel
Figure 2.4: Left: Electron- and hole-current flow during the conduction state
at an IGBT half-cell with planar technology, Right: Equivalent
circuit
Failure type II in Figure 2.3 has been discovered in this work at high-
voltage IGBTs and can be connected with a self-turn-oﬀ mechanism shortly
after turn-on, see detailed description in Section 4.2. Although high overvolt-
ages occur, the main reason for destruction can be connected with negative-
diﬀerential resistance (NDR) branches in the static IGBT characteristic and
subsequent current-filamentation processes. Failure type III is occurring dur-
ing the steady-state phase of the short circuit. The IGBT physics related to
this failure were mainly investigated in the work of A. Kopta [KRS+09],
[Kop10]. This failure can occur at any time during this phase and lead to
an immediate loss of blocking capability. A current filamentation process is
9
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the reason for IGBT destruction in this phase. A dependence of the applied
DC-link voltage was found in [Kop10]. Destruction and filament formation
is more possible at medium applied VDC. If the time under short circuit tSC
is too large, thermal runaway due to strong self-heating is also probable,
especially for low-voltage IGBTs, see Table 2.1. Failure IV is the occur-
rence of a destruction during short-circuit turn-oﬀ. If a high VDC is applied
and the turn-oﬀ diC/dt is high, the breakdown capability of the device can
be exceeded. Another failure cause, occurring at very fast turn-oﬀ, can be
explained again with a current-filamentation process, see turn-oﬀ measure-
ments and simulations in Section 4.5. The last typical failure class can be
found several 10 µs to 100µs after the successful short-circuit turn-oﬀ. Dur-
ing the short circuit, a high amount of energy is deposited in the IGBT and
can be calculated for idealized rectangular current and voltage waveforms
with
WSC = VDC · IC,sat · tSC. (2.3)
With the help of WSC and the thermal capacitance Cth the temperature rise
of the IGBT during short circuit can be calculated with
 TSC =
WSC
Cth
=
VDC · IC,sat · tSC
cth,Si · ⇢ · d · A , (2.4)
where cth,Si – specific heat capacitance, ⇢ – density of silicon, d – IGBT thick-
ness, A – IGBT area. For a first approximation, heat conduction can be ne-
glected for the short-circuit interval. From Equation (2.4) follows that es-
pecially low-voltage and thin IGBTs can have a strong short-circuit tem-
perature rise, see Table 2.1. The high temperature rise will result in a high
intrinsic carrier density ni and thus a high leakage current. In combina-
tion with the high applied VDC, the device can run into thermal runaway,
see [OOK+03].
In order to protect the complete application and the power-electronic cir-
cuit, the IGBT has to be protected from the above mentioned destructions.
This is one of the main concerns of this work and the following sections. If
the IGBT fails during a short-circuit event, very high DC-link short-circuit
currents occur. In the case of the 3-level medium-voltage converter, cur-
rents up to several 100 kA can occur. As the copper bars are not designed
for these high currents heavy destructions will be the consequence. In the
case of surviving the short circuit, the IGBT is tested and the fault-location
is removed, e.g. by replacing the failed device. The converter can resume
10
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Table 2.1: Temperature rise during SC 1 event. Comparison between low-
voltage and high-voltage IGBT chip, homogeneous temperature
distribution assumed. LV IGBT data from Infineon (IGBT 3),
HV IGBT data from ABB (SPT+)
LV IGBT HV IGBT
VR 600V 4.5 kV
Irat 200A 55A
tSC 10 µs 10 µs
IC,sat 730A (360V), assumed 200A (3.4 kV)
d 70µm 530µm
A 99.5mm2 204.5mm2
 TSC (Tstart = 400K) 204K 34K
operation. Investigations in [LKSE05] show that IGBTs are able to with-
stand a large number (> 10000) of short-circuit events, if voltages above the
datasheet can be excluded and the critical value of the dissipated energy is
not be exceeded.
Short-Circuit Type 2
The largest diﬀerence between short-circuit type 1 and 2 is the occurrence
of a desaturation process of the collector-emitter voltage VCE, described in
[CCK93], [ES94], [CCA00], [SPE10]. Hence, the IGBT must operate in the
conduction mode first, before changing into short circuit. This leads to the
second definition, known as FUL short circuit (Fault Under Load). Figure 2.5
is representing the basic waveforms during short-circuit type 2 (SC 2).
Before the onset of short circuit, a positive VGE is applied and the IGBT
is carrying the load current, Figure 2.5. The IGBT is flooded with charge
carriers and the voltage drop across the IGBT corresponds to VCE,sat. At a
specific time, the short circuit occurs, e.g. due to a shorted converter load or
a device failure during the on-state of the respective switch. Consequently,
the collector current rises steeply, while the current slope is only limited
by the parasitic inductance of the short-circuit path, diC/dt = VDC/Lpar
(valid at the beginning of the short circuit). Defined by the I-V (output)
characteristic, the VCE voltage of the IGBT desaturates and rises steeply at
11
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a specific collector current. This is also the case when the load current, before
the onset of short circuit, is (almost) zero. The rising dvCE/dt can be very
steep and can influence the gate circuit and chip-gate voltage significantly,
reasons see SC 1 description above. Gate voltage overshoots and high short-
circuit current peaks ISC,peak are the consequence. Section 4.2 gives a detailed
explanation of the possible dvCE/dt feedbacks. Compared to SC 1, ISC,peak
can be up to two times higher for SC 2. After VGE,peak and ISC,peak the gate
IC
time
ISC,peak
VCE
VCE,peak 1
VDC
VGE,peak
VCE,peak 2
VCE,sat
Iload
time
VGE
desaturation process
Figure 2.5: Typical current and voltage waveforms during SC 2
voltage decreases to the applied level and thus IC is lowered to an IC,sat
value corresponding to the applied VGE. This leads to a high overvoltage
VCE,peak 1, which must be kept below the allowed maximum datasheet value.
Due to the desaturation process the complete short-circuit behaviour can
become more dynamic, especially for high-voltage IGBTs where the value of
 VCE during desaturation is high. Subsequent and destructive Self-Turn-Oﬀ
(STO) mechanisms with very high values of VCE,peak 1 have been discovered
in this work [BLBJ10]. The discussion of the STO behaviour with the help
of measurements on high-voltage IGBTs is one of the main topics of this
work, see Section 4.2. After reaching the steady short-circuit phase, the SC 2
12
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behaviour is almost the same as for the above mentioned short-circuit type
1. The described failures in Figure 2.3 hold also for SC 2.
Short-Circuit Type 3
Short-circuit type 3 (SC 3) is the occurrence of a short-circuit event during
the conducting mode of the free-wheeling diode (FWD), already described
in [LDMM09], [PE11], [LB12]. When the short circuit occurs, the gate voltage
at the IGBT is already set to high, but no collector current is flowing. This
is the case when energy is transferred back to the DC-link. Due to this,
the IGBT is turned on passively into short circuit, if a short circuit at the
load or a diode failure occurs. Referring to Figure 2.1, the SC 3 sequence
IC
time
ISC,peak
VCE
VCE,peak 1
VDC
VGE,peak
VCE,peak 2
IFWD
time
VGE
desaturation process
passive turn-on
Figure 2.6: Typical current and voltage waveforms during SC 3
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can occur as follows: IGBT T1 and T4 are turned on, the direction of the
load current is defined. When T1 and T4 turn oﬀ, the current keeps flowing
through the free-wheeling diodes of T2 and T3. After a short dead time,
the gate voltage at the IGBT T2 and T3 is set to a high value. If now a
failure at the position of T1 or T4 or a low-inductive short circuit of the
load occurs, the current is suddenly commutating with a high di/dt from
the diode to the IGBT. During this event, a fast reverse-recovery process
occurs at the diode where the voltage course is determined by the IGBT
and its desaturation process [LDMM09]. The basic SC 3 waveforms for a
single IGBT are pictured in Figure 2.6. In the case of a power module, the
current through the module is negative at the beginning of the short-circuit
sequence since the diode is in the conducting mode. After the occurrence of
the short circuit, the current through the module rises steeply from negative
to positive values and causes a passive turn-on process at the IGBT due to the
already applied high gate voltage. A VCE turn-on peak can be investigated in
Figure 2.6, which is similar to the forward-recovery behaviour of pin-diodes,
described in [LDMM09], [BDLH09], [BLJB12]. This voltage peak results from
the resistance of the IGBT base before it is flooded with charge carriers and
can be described in a first approximation for a step function with:
VCE,passive =
wB · j
q · µn · ND (2.5)
where q – elementary charge, ND – base doping, wB – base width and j – cur-
rent density. The passive turn-on process of the IGBT is the main diﬀerence
compared to the SC 2 behaviour. However, the contribution of this voltage
peak to the total short-circuit losses is rather small. The subsequent IGBT
short-circuit behaviour is the same as for SC 2.
Due to steep dvCE/dts during IGBT-desaturation and the resulting fast
commutation, diode failures have been discovered in [LDMM09]. Typically,
only IGBTs fail after the onset of a short circuit. With the help of the
description of SC 3 diode failures can be connected with short-circuit events.
This supports a failure analysis.
Besides the three SC types mentioned before, a fourth type exists which is
even more related to the free-wheeling diodes, see [PE12]. The short circuit
occurs also during the conduction state of the diode. In contrast to SC 3, the
IGBT is not turning on and dominating the short-circuit behaviour. Here,
the IGBTs are in oﬀ-state (period of switching dead time) at the onset of
14
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short circuit. Especially the reverse-recovery behaviour becomes more critical
for the diode [PE12]. Since this thesis is related to IGBTs, this type of short
circuit is not further discussed.
2.1.2 Internal IGBT Behaviour during Short Circuit
Given by its basic structure, the IGBT has the ability to limit the current in
the case of a short circuit. The course of a SC 2 event in the IGBT’s static
I-V characteristic is pictured in Figure 2.7. With the help of this diagram
and with the derivation of the equation of the saturated current IC,sat the
current-limitation feature is explained. Descriptions from [LSSD11] are used.
Point 1
For gate voltages higher than threshold level (VTH), a n-channel forms, elec-
trons are injected into the base of the pnp-transistor in Figure 2.4. The
collector-side pn-junction of the IGBT is forward biased and the voltage
drop across the IGBT at a specific load current is defined as VCE,sat, see
point 1 in Figure 2.7. At that point, the base of the IGBT is flooded with
charge carriers, whose concentration is typically between 1 · 1015 cm 3 and
1 · 1016 cm 3, see distribution in Figure 2.8. When the short circuit occurs,
the density of free charge carriers is increasing first.
Point 2
At a specific current level, the I-V characteristic bends into the current-
saturation mode, point 2 in Figure 2.7. Depending on the quality of the
applied VGE-clamping, diﬀerent VGE branches with diﬀerent saturation cur-
rents are achieved, see Figure 2.7(b). To determine the IC,sat value of an
IGBT, the collector current of the pnp-transistor part (Figure 2.4) has to be
calculated:
IC,pnp =
↵pnp
1  ↵pnp · ICH, (2.6)
with bipolar current gain
↵pnp =
IC,pnp
IB,pnp + IC,pnp
. (2.7)
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2 kV 3 kV
IC
VCE
1. on-state
2. desaturation
3. steady-state phase, IC,sat
4. turn-oﬀ process
5. after turn-oﬀ
VCE,peak
VDC
VGE = 15V
VGE =  15V
VCE,sat
VGE < 15V
(a) Perfect clamping
2 kV 3 kV
IC
VCE
1. on-state
2. desaturation
3. steady-state phase, IC,sat
4. turn-oﬀ process
5. after turn-oﬀ
VCE,peak
VDC
VGE = 15V
VGE =  15V
VCE,sat
VGE < 15V
VGE = 18VISC,peak
(b) Clamping at VGE = 18V
Figure 2.7: Course of a SC 2 event in the static IGBT I-V characteristic
(without turn-on overvoltage, VDC = 3 kV, starting point: 1. on-
state)
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Figure 2.8: Charge-carrier distribution during on-state (4.5 kV IGBT at
VGE = 15V and Irat = 50A b= 36A/cm2). Cut through p-well
and gate region, T = 300K
For the case of current-saturation, the n-channel is pinched oﬀ since VCE
rises and higher electric fields (wider space-charge region) at the emitter-side
pn-junction occur (pinch-oﬀ region). For even higher VCE, the channel cur-
rent of the MOSFET part ICH can be expressed with
ICH,sat =

2
(VGE   VTH)2 , (2.8)
with the channel-geometry parameter (describes the channel conductivity)
 =
W · µn · Cox
L
, (2.9)
where W –width of channel, µn –mobility of electrons, Cox – oxide capaci-
tance (Cox = ("0 · "r)/dox), L – length of channel, dox – oxide thickness. The
collector current of the IGBT is the sum of the pnp-transistor collector cur-
rent and the channel current
IC = IC,pnp + ICH. (2.10)
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The IC,sat value (point 2 in Figure 2.7) can then be calculated with
IC,sat = IC,pnp,sat + ICH,sat =
↵pnp
1  ↵pnp · ICH,sat + ICH,sat, (2.11)
finally it holds
IC,sat =
1
1  ↵pnp ·

2
(VGE   VTH)2 . (2.12)
Point 3
During VCE-desaturation (transition from point 2 to point 3 in Figure 2.7) the
IGBT changes quickly from voltage-saturation mode into current-saturation
mode. Since a wide space-charge region builds up, the amount of free charge
carriers becomes significantly smaller, see Figure 2.9 (note: all electric-field
shapes shown in this work are presented with absolute values). This can
be explained by investigating the electron- and hole-current densities which
are forming the complete short-circuit current density jSC. jSC corresponds
to the IC,sat value (jSC = IC,sat/active area) at a specific point in the I-V
characteristic and can be written as:
jSC = jp + jn. (2.13)
The single current densities are connected to the drift velocities:
jp = q · p · vp, (2.14)
jn = q · n · vn. (2.15)
Compared to the on-state case (point 1) the drift velocities are significantly
higher in the case of short circuit. Hence, the amount of free charge carriers
is lowered, see Equations (2.14) and (2.15). The electron and hole density has
been lowered to a range of 1 · 1014 cm 3 in Figure 2.9. The collector-emitter
voltage and thus the electric field determines whether the drift velocities are
saturated or not. In [CMMO75] and [Tho80] the dependency of the electric
field is expressed with
vn,p =
µn,p,0 · E✓
1 +
⇣
µn,p,0·E
vsat(n,p)
⌘ ◆ 1  , (2.16)
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where µn,p,0 – low-field carrier mobility, vsat(n,p) – saturated drift velocity,   –
defined in [CT67] with 1 for holes, 2 for electrons. Additionally, µn,p,0,
 0
 50
 100
 150
 0  100  200  300  400  500
 1e+13
 1e+14
 1e+15
 1e+16
E
le
ct
ri
c 
fie
ld
 in
 k
V
/c
m
el
ec
tr
on
/h
ol
e 
de
ns
it
y 
in
 1
/c
m
3
y in µm
E-field
electrons
holes
Emitter CollectorSC 1, 3kV
SC 1, 1.5kV
Figure 2.9: Charge-carrier distribution and electric field during SC 1 at dif-
ferent VDC. 4.5 kV IGBT model, cut through p-well
vsat(n,p) and the   values are temperature dependent [JCOQ77]. For low
fields, the velocities are not saturated, see Figure 2.10. However, the amount
of free charge carriers during short-circuit condition is significantly higher as
the base doping of the IGBT (ND = 1.5 · 1013 cm 3 in Figure 2.9). Conse-
quently, they are influencing the electric-field shape in the IGBT, which is
described by the Poisson equation (one-dimensional):
dE
dy
=
q
"
· (ND  NA + p  n) . (2.17)
For the short-circuit case and high VCE (e.g. point 3 in Figure 2.7), the field
shape in the n-base is given with
dE
dy
=
q
"
·
✓
ND +
jp
q · vsat(p)  
jn
q · vsat(n)
◆
. (2.18)
Hence, the eﬀective doping is
Ne↵,SC = ND + p  n. (2.19)
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Figure 2.10: Drift velocity as function of the electric field at 300K. Mobilities
from [JCOQ77] µn = 1400 cm2/Vs, µp = 480 cm2/Vs, saturated
velocity from [CT67] vsat(n) = 1.1 · 107 cm/s, vsat(p) = 9.5 ·
106 cm/s
Depending on the IGBT type (PT, NPT, n-buﬀer geometry, p-collector dop-
ing, ↵pnp, etc.) the ratio between holes and electrons is strongly varying.
Therefore, Ne↵,SC can increase or decrease. Even the gradient of the electric
field dE/dy can change its sign and the field peak can move to the collector
side under short-circuit condition, investigated in [Kop10].
As shown in Figure 2.7, the saturated-current value typically rises from
low to high VCE. The main reason is the dependency of the electric field on
the bipolar current gain of the pnp-transistor part. This current gain can
also be written as:
↵pnp =  p · ↵T, (2.20)
where  p – emitter eﬃciency of p-collector and ↵T – base transport factor.
For the transport factor holds for Lp > 2we↵
↵T = 1  we↵
2
2 · Lp2
, (2.21)
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or in general
↵T =
1
cosh
⇣
weff
Lp
⌘ , (2.22)
with we↵ – eﬀective base width, Lp – diﬀusion length of holes, also explained
in [BGG99], [Bal08], [LSSD11]. The eﬀective base width of the pnp-transistor
in the case of short circuit is given by the remaining plasma in the n -base
of the IGBT close to the p-collector. When the applied VDC is increased,
the expansion of the electric field towards the buﬀer region and the IGBT
collector is larger, see Figure 2.9. Subsequently, we↵ is reduced with higher
voltages – the transport factor and the bipolar current gain are increased,
leading to higher values of IC,sat, see Equation (2.12). A calculation of ↵pnp
and ↵T of constructed IGBT models is given in Section 2.3.2.
If the time-dependent behaviour of the short circuit is investigated, the
value of IC,sat typically decreases with time, see Figure 2.2. Equation (2.12)
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Figure 2.11: Electron mobility as function of temperature. The dashed line
holds for a typical carrier concentration in the n-channel of an
IGBT during short circuit, calculation of mobilities described
by [Sch91] and [Lut06]
reveals three temperature-dependent parameters: the bipolar current gain
↵pnp, the mobility of electrons which is included in the channel-geometry
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parameter  and the threshold voltage VTH. At short-circuit condition, µn
and VTH are decreasing with higher temperatures. Regarding IC,sat, both
parameters behave oppositely. Nevertheless, the eﬀect of decreasing electron
mobility (see Figure 2.11) has the greatest influence at higher gate volt-
ages and leads to a reduction of IC,sat during the time under short circuit.
Further explanations on this topic, including the temperature dependency
of ↵pnp and the transconductance, are given in Section 2.3. A more de-
tailed investigation on the temperature behaviour of VTH is given in [VG66]
and [WDDJ71].
Point 4
Point 4 in Figure 2.7 describes the turn-oﬀ process. VGE is lowered and due
to the falling diC/dt an overvoltage is induced. As already mentioned, a
larger turn-oﬀ resistor or Active Clamping can suppress a large overvoltage.
A measured short-circuit turn-oﬀ with applied Active Clamping is shown in
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Figure 2.12: Measured single-chip short-circuit behaviour with applied Ac-
tive Clamping. Higher turn-on inductance, VDC = 3 kV, Lpar =
9.5 µH, Concept gate unit 1SP0335x2xx-45
Figure 2.12. Active Clamping typically uses a series connection of suppressor
diodes between the collector and gate terminal of the IGBT. When the pre-
adjusted breakdown voltage of this clamping path (here 3.4 kV) is reached,
the gate unit charges the IGBT gate although the turn-oﬀ process was initi-
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ated. Hence, a higher amount of electrons is injected and the falling diC/dt
and the overvoltage is limited. Nevertheless, Active Clamping leads to an en-
larged short-circuit turn-oﬀ time and often to higher losses. As can be seen
especially in the course of VGE, all waveforms show high-frequent oscillations
during the clamping. The short-circuit turn-oﬀ process is described in more
detail in Section 4.5.
Point 5
After short-circuit turn-oﬀ, the IGBT is operating at the static blocking
characteristic, see  15V curve in Figure 2.7. If the dissipated energy during
short circuit and the rise of temperature is not too high, the occurring leakage
current can be withstood by the IGBT. The leakage current of a blocking
abrupt pn-junction (IGBT: junction between p-well and n -region) is the
sum of a diﬀusion term js (saturation current) and a space-charge generation
term jSCR [LSSD11] with
js = q · ni2 · Dp
Lp · ND (2.23)
and
jSCR = q · wSCR · ni
⌧SCR
, (2.24)
with wSCR –width of space-charge region, ⌧SCR – lifetime in the space-charge
region and ni – intrinsic carrier density. For the complete leakage-current den-
sity holds
jr = js + jSCR = q
 
ni2
ND
·
s
Dp
⌧p
+
ni
⌧SCR
·
s
2 · " · VCE
q · ND
!
. (2.25)
For higher temperatures, the diﬀusion term js is dominating, see also [Bho13].
It has to be considered that the leakage current is amplified by the bipolar
current gain ↵pnp of the IGBT, see [SVHN11] and [SMKR12]. The failure cat-
egory V in Figure 2.3 is related to high leakage currents after short-circuit
turn-oﬀ due to strong self heating. A thermal runaway can be the conse-
quence [OOK+03]. In combination with deep-level (e.g. selenium) field-stop
zones, ↵pnp will decrease for higher temperatures, explained in [SVHN11].
This helps to reduce the IGBT’s leakage current after short-circuit turn-oﬀ.
Further discussions on the breakdown behaviour are given in Section 2.3.4
and Chapter 3.
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2.2 Behaviour of pin-Diodes and IGBTs at
Surge-Current Condition
During converter operation the power semiconductor devices can be exposed
to high overcurrents with a duration in the millisecond range, defined as
surge currents. To withstand these currents, devices like diodes and thyris-
tors are rated for this mode. Typically, a maximum allowed (non-repetitive)
peak current during a 10ms sine half-wave is given in the datasheet (IFSM).
This standard pulse is related to grid errors with 50Hz grid frequency. In
addition to this specific current, a i2t-value is often given. In the past, diﬀer-
ent publications already explained the behaviour of bipolar devices during
high overcurrents, see [SR73] and [Sil84]. Representative current and voltage
waveforms during a surge current event at a diode are shown in Figure 2.13.
time
IF,peak
VF,peak
Irat
IC
VF
Passive
Turn-On
millisecond range
(a) Time-dependent characteristic
V
I
NTCR
(b) I-V characteristic
Figure 2.13: Diode during surge-current event
When the overcurrent starts to rise, typically a passive turn-on process
with an increased forward-voltage drop can be discovered for diodes, see
Equation (2.5). For commutation processes, a higher turn-on voltage peak is
observed due to the steeper di/dt. Afterwards, the voltage rises in correspon-
dence with the I-V characteristic of the device. Meanwhile the temperature
is rising due to the high conduction losses. At very high temperatures the
voltage across the device can decrease, even though the current is still rising
(after VF,max). In the I-V diagram in Figure 2.13(b) the surge-current event
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can be divided into a falling and a rising branch due to the temperature
increase. The larger the temperature rise, the greater the diﬀerence between
the branches [LSSD11]. Two cases can occur in the I-V diagram. Either the
falling branch has higher or lower voltage drops than the rising branch, see
Figure 2.13(b). Regarding the parallel connection of single chips and current
filamentation, the second case can be very critical. For SiC MPS (Merged-
PIN-Schottky) diodes, a crossing point between the falling and rising branch
has been discovered at higher currents due to the onset of hole injection of
the p-regions [FLB+14].
When the junction temperature becomes very high, the intrinsic carrier
density can approach the base charge-carrier density (n = p = n¯) during the
surge-current event and lower the resistance of the base region. Hence, in
[SR73] a critical temperature Tcrit was defined, where a negative temperature
coeﬃcient of the resistance (NTCR in Figure 2.13(b)) can be observed. This
is the case for
ni ⇡ 0.3 · n¯.
For the IGBT surge-current case, a mean value of free electrons of approx.
2 · 1016 cm 3 was found, see Figure 2.16. Following from the temperature
dependency of ni of silicon, the critical temperature can be estimated with
315  C. Since the mobilities are strongly decreasing with temperature (Fig-
ure 2.11), the charge-carrier density in the base is increasing:
n¯ = p¯ =
j · wB
Vdrift · q · (µn + µp) , (2.26)
with Vdrift – voltage across n -region. However, for discussing the complete
temperature behaviour of the forward voltage drop (mainly Vdrift for HV
devices) also the lifetimes of electrons and holes have to be considered, which
are increasing with temperature and lead to a lower Vdrift [LSSD11]:
Vdrift =
wB2
(µn + µp) · ⌧e↵ , (2.27)
with ⌧e↵ – eﬀective carrier lifetime (mean carrier lifetime including emitter
recombination). Furthermore, the recombination in the emitters is of inter-
est. Auger recombination has to be considered due to a high amount of free
charge carriers. This will lead to a lower ⌧e↵ . Also the increase of the re-
sistance of adjacent layers like aluminium and molybdenum contributes to
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the overall rise in temperature. Since all these parameters are adjustable
during the manufacturing process, the I-V characteristic between diﬀerent
manufacturers will strongly vary.
The main destruction mechanisms for diodes and thyristors exposed to
a surge current are listed in [LSSD11]. For diode chips intended for power
module housings, a melting of the anode-side metallization was found, see
also the diode failure pattern in Figure A.9 in the appendix. Especially close
to the bondwire feet, which are the hottest chip regions during surge cur-
rent, melted material can be found. When using press-pack housings, also
the region close to the junction termination of a chip can be involved, see
Chapter 5. At this position, high current densities are present. A second
destruction mechanism is caused by high mechanical stress due to thermal
expansion. Cracks in the material can be the consequence. The third case of
destruction is related to the above mentioned NTCR. Current filaments can
occur when ni rises and lead to a small destruction area within the active
area of a chip, see IGBT surge-current failure in Figure A.8 in the appendix.
In SiC devices it has been reported that a positive temperature coeﬃcient
resistance is present during surge-current destruction [OAS+10]. For SiC,
the intrinsic carrier density is very low and very high junction temperatures
(>1000  C) have to be reached to trigger NTCR.
Since this work introduces the surge-current mode of an IGBT, the surge-
current theory is expanded to these devices. It has been found that the IGBT
can be used to actively symmetrize a short circuit of the load, see Chapter 5.
However, the IGBT has to conduct a very high current over a period of some
milliseconds during the symmetrizing. To suppress VCE-desaturation a high
gate voltage, typically above the rated datasheet value, is applied.
Figure 2.14 shows a schematic surge-current behaviour. At the onset of
the surge-current event, the gate voltage is increased. When the gate voltage
is already set to a value larger than VTH before a current is flowing, a passive
turn-on process occurs at the beginning of the current pulse, see measure-
ments under Chapter 5 and Equation (2.5). Although gate voltages above the
maximum datasheet value are applied, VCE is significantly increasing during
the surge-current event. Values up to VCE = 40V are possible for short time
intervals. For high-voltage IGBTs, the maximum VCE voltage (VCE,peak) oc-
curs shortly after the current peak IC,peak due to the charging of the thermal
capacitances of the IGBT and the adjacent layers like molybdenum plates
or solder layers. Especially thick high-voltage IGBTs need time to heat up,
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VCE,sat
time
IC,peak
VCE,peak
VGE
Irat
IC
VCE
VGE
VGE,rat
Figure 2.14: Schematic current and voltage waveforms of an IGBT surge-
current event
see also Table 2.1. As can be seen in Figure 2.14, the IGBT doesn’t need to
be turned oﬀ actively. The zero-crossing of the current is determined by the
converter’s load behaviour.
To reach very high collector currents (e.g. 15 times Irat) without desatu-
ration, the value of IC,sat has to be increased by using I-V characteristics at
higher gate voltages, see Equation (2.12) and Figure 2.15. If the applied gate
voltage is not suﬃcient to prevent VCE-desaturation, the gate voltage can
be increased dynamically during surge-current event to jump to another I-V
characteristic, see dashed arrows in Figure 2.15 and explanation in Chap-
ter 5. Nevertheless, if the IGBT desaturates and the VCE voltage reaches
very high values, the device will be destroyed due to high losses and the
large time-duration of the surge-current event. The energy deposited during
surge current (e.g. Wsurge = 85Ws, Chapter 5) is significantly higher than
for the short-circuit case (e.g. WSC = 6.8Ws, HV IGBT from Table 2.1).
Due to very high collector-current and gate-voltage values the internal
IGBT behaviour changes, as pictured with the help of the electron density
in Figure 2.16. In both cases, the n -base of the IGBT is completely flooded
with charge carriers where n = p holds. At the rated current of 50A, the
density of free electrons is decreasing from the collector side to the emitter
side when focusing on the p-well cut, which is typical for a pnp-transistor
operating in the (voltage-)saturation mode [LSSD11]. The cuts through the
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VGE = 40V
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15⇥Irat
VCE(IC,peak)
VGE = 15V
desaturation
Figure 2.15: Operation points in the static IGBT I-V characteristic during a
surge-current event
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Figure 2.16: Electron density during a surge-current event with Tstart =
400K, VGE = 29V, sliced through p-well and gate region
gate region (dashed lines in Figure 2.16) show a higher electron concentration
at the emitter side. At this region, where the electrons are injected by the
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n-channel, an accumulation layer forms (behaves like an n-emitter). There-
fore, holes in that region cannot move directly to the p-well and a higher
plasma distribution forms beneath the gate electrode area, which results in
a similar distribution as for pin-diodes. This principle is used in the IEGT
concept to achieve lower forward voltage drops, as explained in the literature
in [KOH+93] and [OOSO97] and further under Section 2.3. At 15 times the
rated current (750A), the density of free electrons is highly increased, see
red curves in Figure 2.16. The distribution in the n -base changes from a
pnp-transistor shape to a pin-diode shape, see p-well cut. The reason can be
found in the high temperature rise during the surge-current event, see also
Chapter 5. The amount of free charge carriers under surge-current mode
is not unusual. For pin-diodes, densities up to 1 · 1017 cm 3 have been re-
ported [LSSD11]. Nevertheless, from such a high stored amount of charge
carriers, the IGBT cannot be turned oﬀ actively. Very high turn-oﬀ losses
and even latch-up would be the consequence. Compared to the collector side,
the electron density rises more at the emitter since the collector-side emit-
ter eﬃciency is low for IGBTs. For the given case,  p is slightly rising from
0.277 at 50A to 0.298 at 750A. Typically,  p is decreasing with higher cur-
rents [LSSD11]. However, compared to diodes the amount of free holes in
front of the p-emitter is still low (3.3 · 1016 cm 3 at j = 537A/cm2) and
the temperature has become very high during the surge-current pulse. The
lifetimes and thus the emitter eﬃciency increases at higher temperatures.
Furthermore, the p-emitter of an IGBT is very thin, e.g. 0.5 µm for the
investigated IGBT model. Therefore, recombination within the p-emitter,
which will reduce  p, can be almost neglected, see also Section 2.3.
Apart from suppressing an IGBT-desaturation with the help of high gate
voltages, the thermal behaviour of the IGBT under surge-current operation
is important. A negative temperature coeﬃcient caused by a high intrinsic
carrier density ni must be avoided. The investigations in Chapter 5 will dis-
cuss the thermal IGBT behaviour directly at the surge-current measurements
and further simulations.
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2.3 Construction and Adjustment of a Suitable
IGBT Semiconductor Model
2.3.1 Motivation for Simulation
Some IGBT behaviours discovered in this work can only partially explained
by measurements. This holds for the self-turn-oﬀ behaviour, the VCE-clamping
mechanism during short-circuit turn-oﬀ or the investigation of the complete
I-V characteristic. The simulation provides an insight into the internal phys-
ical IGBT mechanisms during the mentioned operation modes. Additionally,
design measures improving the IGBT behaviour and the ruggedness can
be easily evaluated by simulations. Following from these requests, a major
challenge in this work was the construction of the IGBT simulation model.
Although the detailed structure and doping profiles of the measured IGBTs
1000V 2000V 3000V
measurable with curve tracer
increased IC,sat
IC
VCE
dynamic operation points
post-avalanche region
fast turn-oﬀ
Figure 2.17: Investigation of diﬀerent output-characteristic regions of the
IGBT
were unknown, the model was able to reproduce the measured characteristics
in most cases, see Section 2.3.2.
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Figure 2.17 shows the diﬀerent IGBT output-characteristic regions. Typ-
ically, only the voltage and current range in the blue box in Figure 2.17
can be measured with little eﬀort and without possible IGBT destructions,
e.g. by curve tracer. Thus, semiconductor simulations are necessary to get
a deeper understanding of the IGBT operation behind the blue box. Most
of the dynamic operation points during short circuit are located behind the
blue box. Also the post-avalanche behaviour is of special interest regard-
ing events like high-inductive and fast short-circuit turn-oﬀ or STO. Beside
static simulations, short-circuit simulations were used to understand strong
dynamic processes. Many other publications already deal with IGBT short-
circuit simulations. However, they are mostly focused on the steady-state
phase of the short circuit, see [TS96], [KRS+09], [Kop10], [LLKSN12]. Fur-
thermore, dynamic surge-current simulations were performed to investigate
the charge-carrier and temperature distributions in detail, see Chapter 5.
All simulations in this work were performed with Sentaurus Device (version
2012.6) which is a part of the Synopsis TCAD suite.
Chapter 3 explains how to measure the I-V characteristic of the IGBT
behind the blue box. These measurements supported the adjustment of the
semiconductor model to the real IGBT.
2.3.2 Design of a High-Voltage IGBT Model
Structure
The simulation model should fit the basic requirements listed in Table 2.2.
These values were derived from 4.5 kV IGBT chips intended for press-pack
housings from two diﬀerent manufacturers (subsequently defined as M1 and
M2). These chips were used for measurements in this work and both use field-
stop technology, see [LMP+00]. However, short-circuit and surge-current in-
vestigations were mainly carried out atM1 chips. This type is mostly used for
GE’s 3-level converter MV7000, see Section A.5. Following from these chips,
a planar IGBT model was created. Unfortunately, the detailed structure of
the measured chips with its doping profile was unknown. Thus, the model
was adjusted to fit the measured results as well as possible. To achieve a
more realistic behaviour for the thermodynamic simulations, the aluminium
metallization and the associated molybdenum plates were attached on the
collector and emitter side of the model. The thickness of these layers was
derived from the real chip. As can be seen in Table 2.3, the aluminium met-
allization is relatively thick, which is typical for IGBT chips intended for
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press-pack housings. The gate-oxide thickness below the gate contact was
adjusted to 108 nm to fit VTH and other IGBT parameters. This thickness
is not atypical for IGBTs, see [Udr97] and [SIL10]. Additional layer thick-
ness values used in the simulation model are listed in Table 2.3. Figure 2.18
shows the complete 4-cell IGBT model which was used for the majority of
the dynamic simulations.
Table 2.2: Requirements for high-voltage IGBT model at 25  C
measured
VR at
VGE = 0V
Irat VCE,sat
IC,sat at
VGE = 15V
VTH at
IC = 50mA
VCE = 10V
⇡ 5.6 kV 50A  3V ⇡ 300A ⇡ 8V
emitter metallization
(aluminium)
collector metallization
(aluminium)
silicon
p-wells
y
in
µ
m
x in µm
ND, NA [ cm 3]
Figure 2.18: Basic structure of planar 4-cell IGBT model
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Table 2.3: Assumed values of thickness
Material Thickness
emitter molybdenum 1500µm
emitter aluminium 15.5µm
collector molybdenum 2000µm
collector aluminium 15 µm
SiO2 (above gate electrode) 1.5µm
SiO2 (beneath gate electrode) 108 nm
For first adjustments and I-V characteristic simulations, a half-cell model
was developed, see Figure 2.19. To provide the required blocking voltage,
the silicon thickness of all simulation models was adjusted to 500µm. To
enlarge the gate-emitter capacitance (CGE), the emitter metallization was
applied to the entire model width. If only the small emitter-semiconductor
y
in
µ
m
x in µm
ND, NA [ cm 3]
p-well
aluminium metallization
emitter molybdenum
gate electrode
p+
n+
SiO2
(a) Detailed view on the half cell with p-well
y
in
µ
m
x in µm
silicon
emitter molybdenum
collector molybdenum
(b) Model with molybdenum plates on
emitter and collector side
Figure 2.19: Half-cell semiconductor model
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contact area (between x = 1 µm and x = 3µm in Figure 2.19) is covered
by metallization, the model shows a strong oscillating gate behaviour in the
dynamic simulations. An external gate-emitter capacitance (CGE,ext) helps
to counteract the oscillations.
With controlling the length of the gate electrode, the length of the n-
accumulation layer and thus the n-emitter eﬃciency (jn becomes large) can
be adjusted (IEGT principle, also explained in [Lin06], [KNY+98], [ONSI04]).
In this case, the n-emitter eﬃciency is defined with
 n =
jn
jn + jp
. (2.28)
A high n-emitter eﬃciency and a large gate to emitter area ratio results in
a lower forward voltage drop VCE,sat. A section of a real IGBT supported
the construction of a model as close to reality as possible, see example in
Figure 2.20. Finally, the best matching relation for the simulation model
was set to
LG
LE
⇡ 30.5 µm
2 µm
⇡ 15.25, (2.29)
with LG – length of gate electrode and LE – length of the contacted emitter
metallization, see also Figure 2.21.
silicon
contacted emitter metallization
SiO2
emitter metallization
Figure 2.20: Section of a planar IGBT, focus on cell structure (stripe design)
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Emitter Gate
SiO2
n+p
n 
LGLE
2µm 30.5µm
p+
cut position - doping
Figure 2.21: Half-cell IGBT model: LG to LE ratio
Doping, Bipolar Current Gain and p-Emitter Eﬃciency
Two IGBT models with diﬀerent bipolar current gains and p-emitter eﬃcien-
cies were mainly used for the simulations in this work. They have a similar
on-state behaviour but diﬀerent breakdown characteristics. It will be shown
that ↵pnp is a very important parameter regarding post-avalanche, short-
circuit and leakage-current behaviour. Figures 2.22 and 2.23 show the final
doping profiles of the two IGBT models (↵pnp,low, ↵pnp,high). For simplicity,
all constructed models use the same emitter geometry and doping. Only the
collector p+-doping and the field-stop parameters were varied for the follow-
ing investigations. Already these small variations show a great impact on the
IGBT short-circuit behaviour. Additionally, a test profile of a double field-
stop buﬀer was used during simulations and is plotted in Figure 2.23(b) and
explained in [Kop10] and [RKL06]. The peak values of the vertical doping
are listed in Table 2.4. The lateral expansion of the p-well doping can be read
out from Figure 2.19(a). However, the ↵pnp,high model has been designed to
fit manufacturer’s 1 IGBT as well as possible.
The lifetime of holes and electrons was set to a high value, see Table 2.4.
This is not atypical for untreated silicon which is used for IGBTs without life-
time control. Similar lifetime values were found in [LMN92] and [LMP+00].
Subsequently, the on-state carrier distribution is relatively even, see Figure
2.8. Although the relation between ⌧n and ⌧p was chosen high, these val-
ues are not inconceivable. On the other hand ⌧HL (high-injection lifetime
⌧n,0 + ⌧p,0 = 81 µs) is dominating. For ⌧n = 65 µs and ⌧p = 15 µs, the
I-V characteristic hardly changes, see Figure A.11 in the appendix. Only
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Figure 2.22: Doping profiles of mostly used IGBT models. Cut through
emitter-side n+-region, position see Figure 2.21
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Figure 2.23: Doping profiles of IGBT models in detail. Cut through emitter-
side n+-region
the leakage current at lower collector-emitter voltages is slightly increased,
explanation see appendix. For higher ⌧p, the diﬀusion length of holes will
increase and subsequently the transport factor will rise. However, at high
voltages (post-avalanche region) the transport factor is close to unity and
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Table 2.4: IGBT model parameters
↵pnp,high ↵pnp,low
Doping
base doping ND 1.5 · 1013 cm 3
peak n+-doping 2.5 · 1020 cm 3
peak p+1 -doping 2.5 · 1019 cm 3
peak p+2 -doping 6 · 1018 cm 3
peak p-doping 6.3 · 1017 cm 3
peak n-buﬀer doping 4.2 · 1015 cm 3 5 · 1015 cm 3
peak p-collector doping 8 · 1017 cm 3 8 · 1017 cm 3
n-buﬀer depth 18 µm 25 µm
p-collector depth 0.5µm
Geometry
silicon thickness 500µm
gate to emitter relation LGLE ⇡ 15.25
Other Parameters
⌧n at 300K 80 µs
⌧p at 300K 1 µs
⇠, see Equation (2.30) 3
 p at VCE,sat for
IC = 50A, VGE = 15V, 300K
0.268 0.266
↵pnp at VCE = 3 kV,
VGE = 15V, 300K
0.388 0.355
number of mesh elements (half-cell) 23632 (see appendix A.2)
the influence of a larger ⌧p is negligible. The temperature dependency of the
lifetimes was calculated with
⌧(T ) = ⌧ |300K ·
✓
T
300
◆⇠
. (2.30)
The value of ⇠ was adjusted to fit the real IGBT’s temperature behaviour,
see Table 2.4. The lifetimes aﬀect particularly the on-state charge-carrier
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distribution and thus the on-state voltage drop VCE,sat. Also the tail-current
behaviour is strongly influenced by the lifetimes. During short-circuit mode,
where VCE is high, they play a minor role. However, for the surge-current
case they become more important, see Chapter 5.
Since at low VCE voltages the eﬀective base of the pnp-transistor part
cannot be determined exactly and would be very high, it is not useful to
specify the bipolar current gain ↵pnp at these voltages (e.g. at VCE,sat). ↵pnp
would be very low. Here, the definition of the p-emitter eﬃciency  p is a
better parameter for IGBT adjustment as the following calculations will
show. At the rated current of 50A  p was calculated for the ↵pnp,high model
with (current densities in front of p-emitter, values taken from simulation)
 p =
jp
jn + jp
=
9.5Acm 2
35.5Acm 2
= 0.268. (2.31)
A similar hole to electron current density and resulting emitter eﬃciency is
also found in [LMN92]. If  p is calculated with the help of the emitter param-
eter hp in Equation (2.32) [LSSD11], the resulting value does not correspond
to the  p value in Equation (2.31). With hp the p-emitter eﬃciency can be
written as
 p = 1  q · hp · pL
2
j
, (2.32)
with pL – hole concentration in the n-region at pn-junction and
hp =
Dn
p+ · Ln , (2.33)
with p+ – hole density at the p-side (b=NA). With the ↵pnp,high parameters
in Table 2.4 hp amounts 2.58 · 10 13 cm4/s with Ln = 0.5 µm (emitter-
depth) and µn = 350 cm2/Vs (corresponding mobility at given charge-carrier
density, see Figure 2.11). Subsequently,  p results in 0.987 at 50A (with
pL = 3.4 · 1015 cm 3, bandgap-narrowing was not considered). This value
is significantly too high for the given doping profile and does not correlate
with the discovered current-density relations in Equation (2.31). Typically,
hp was developed for abrupt pn-junctions and includes recombination in the
emitters. Here, a very thin transparent p-emitter with a n-buﬀer layer in
front of it is used, which seems to be the root cause for the incorrect value
of  p. In a transparent emitter the recombination takes place at the transi-
tion to the metal collector contact as surface recombination, see also [MS89]
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and [BDF+96]. Consequently, Auger recombination can be neglected in the
p-emitter and the complete electron current reaches the collector metalliza-
tion. A comparison between diﬀused and transparent emitters for IGBTs is
given in [BAP+01]. All following values of  p were calculated with Equa-
tion (2.31) and with the current densities taken from the simulation. For the
↵pnp,low model,  p results in 0.266 at 50A, see Table 2.4 and Figure 2.25.
Beside  p, the bipolar current gain is a useful parameter regarding the
IGBT behaviour at higher voltages. Here, the voltage dependency is directly
included by the base transport factor ↵T and the eﬀective base width respec-
tively, see Equations (2.20) and (2.22). For the ↵pnp,high model, the value of
the eﬀective base width was read out at the border of the space-charge re-
gion, e.g. at VCE = 1 kV in Figure 2.24 (VGE = 15V, 300K) with 19 µm. The
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Figure 2.24: Eﬀective base width and electric field at VCE = 1 kV (static vs.
short-circuit condition). ↵pnp,high model at 300K, cut through
p-well
diﬀusion length of holes can be calculated at 300K with
Lp =
p
Dp · ⌧p =
q
10.85 cm2 s 1 · 1 µs = 32.95 µm. (2.34)
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The hole mobility of 420 cm2/Vs at the specific charge-carrier concentration
was used, see Figure A.10. This leads to a base transport factor of ↵T =
0.85, see Equation (2.22). The p-emitter eﬃciency of the p-collector is given
in Equation (2.31) and can be estimated with 0.355. Finally, the bipolar
current gain completes with the help of Equation (2.20) to 0.303 at 1 kV, see
Figure 2.25. For the ↵pnp,low model, ↵pnp at 1 kV reaches a value of 0.324. At
this voltage the ↵pnp,low model has a higher ↵pnp than the ↵pnp,high model
since the field peak at 1 kV and VGE = 15V of the ↵pnp,low model occurs at
the collector side (further Figures in Chapter 3). This results in an earlier
and deeper field penetration into the n-buﬀer layer and a reduced we↵ . For
higher VCE (and collector current), the ↵pnp,high model has a higher bipolar
current gain than the ↵pnp,low model, see Table 2.4 and Figure 2.25. From
VCE,sat to VCE = 2 kV ↵pnp and  p are strongly increasing. At even higher
voltages the electric field penetrates just slightly further into the buﬀer and
consequently the values of  p and ↵pnp rise little. The calculated ↵pnp values
are similar to literature values, e.g. in [Fai01]. The ↵pnp values at 400K for
the ↵pnp,high model are also pictured in Figure 2.25(b). The bipolar current
gain is reduced for higher temperatures at VCE voltages smaller than 2.6 kV.
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Figure 2.25: Voltage dependency of  p and ↵pnp, VGE = 15V. Note: also the
collector current is rising
Figure 2.26 shows the eﬀect of a very low p-emitter eﬃciency or ↵pnp
respectively. With reduced  p the VCE,sat value increases, profile parameters
given in Table 2.5. For lower currents (point 1 to 3), a high forward voltage
drop can be investigated since it is harder to turn-on the pnp-transistor.
The base of the IGBT is not completely flooded and causes a high on-state
resistance, see also Figure 2.27. Only after point 4, the charge-carrier plasma
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extends from p-well to field-stop layer. In contrast to Figure 2.8, the charge-
carrier distribution is higher at the emitter side. Furthermore, it follows from
Figure 2.26 that VCE,sat is strongly controlled by the collector side doping
profiles and subsequently by the value of  p and ↵pnp. On the other hand,
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Figure 2.26: Simulated I-V characteristic at 300K. Influence of ↵pnp
Table 2.5:  p/↵pnp variation for Figure 2.26 and 2.27, emitter-side doping
constant for all models
n-buﬀer depth
[µm ]
peak p-collector
[ cm 3 ]
peak n-buﬀer
[ cm 3 ]
↵pnp,high2 20 7 · 1017 5 · 1015
↵pnp,low1 60 1 · 1017 1 · 1015
↵pnp,low2 60 2 · 1017 2 · 1015
↵pnp,low3 60 2 · 1017 2.2 · 1015
↵pnp,low4 60 2 · 1017 2.5 · 1015
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↵pnp,low4 model, cut through p-well
the value of IC,sat at lower VCE voltages and thus the transfer characteristic
is mostly controlled by the emitter-side doping and cell geometry (e.g. lateral
p-well expansion, gate-oxide thickness). In summary one can say that small
collector-side doping-profile changes result in significant diﬀerent eﬃciency
and current gain values, see Table 2.4. The complete IGBT I-V characteristic
is strongly influenced, also found in [BAP+01] and Chapter 3. Additionally,
the electric-field shape during short circuit can change.
2.3.3 Used Physical Models
Unless otherwise indicated, all simulations were performed with the following
physical models. They are only described briefly since a more detailed de-
scription can be found in the manual of Sentaurus Device [SYN12] or [Bab11].
Mobility Models
The temperature dependency and the doping dependency of the mobilities
were considered with the help of the University of Bologna model which is
based on the Massetti approach, see [MSS83], [RVCB99], [RVC+02]. This
model was developed for a temperature range between 25  C and 973  C,
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[SYN12], so it is particularly suitable for high-temperature surge-current sim-
ulations. The reduction of the mobilities at very high charge-carrier densities
(carrier-carrier-scattering) is considered by the Conwell-Weisskopf model,
equations see [SYN12].
For high electric fields, the velocities of the charge carriers are no longer
proportional to the electric field. Saturation velocities are reached, see Fig-
ure 2.10. The Canali model [CMMO75] is used in the simulator to describe
this eﬀect, see also Equation (2.16).
In the IGBT channel region, charge carriers can interact with the semicon-
ductor-insulator interface due to high transverse electric fields (Coulomb
scattering, surface phonons and surface roughness scattering, see [SYN12]).
To model the resulting mobility degradation and the electric field perpen-
dicular to the semiconductor-insulator interface, the University of Bologna
surface mobility model [RVCB99] was activated. This model was developed
for a temperature up to 648  C. Since this model is sensitive to mesh spac-
ing, a relatively fine mesh was applied in the channel region of the IGBT,
see Figure A.4. The mobilities of the diﬀerent models are combined by using
Matthiessen’s rule:
1
µ
=
1
µ1
+
1
µ2
+ ... (2.35)
Recombination/Generation Models
The recombination at deep-defect levels is considered by the Shockley-
Read-Hall recombination. The lifetimes of holes and electrons are modelled
temperature-dependent (Equation (2.30), Table 2.4) and doping-dependent
(Scharfetter relation [SYN12]). The band-to-band recombination in regions
with very high charge-carrier densities was taken into account by the Auger
recombination model. For this recombination type, the participation of a
third charge carrier is necessary.
For impact ionization, the van Overstraeten/de Man model [OM70] and
the University of Bologna model [RVC+02] (UniBo2 - version with temper-
ature range from 25  C to 500  C) were tested. Apart from a comparative
simulation in Figure 2.28 the newer UniBo2 model was used for all simula-
tions. As can be seen in Figure 2.28, both models lead to identical leakage
currents and a similar behaviour in the post-avalanche region, only the ab-
solute value of the breakdown voltage is significantly higher for the UniBo2
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model. Since the UniBo2-simulated I-V characteristics in Chapter 3 fit better
to the real IGBT, the newer model was preferred in this work.
Bandgap Narrowing
The band gap is reduced at high doping concentrations. This fact was consid-
ered by the model of Slotboom [SdG76] with the parameter set OldSlotboom.
Implementation of the Temperature Dependency of Thermal
Parameters in Silicon
Especially for the thermodynamic surge-current simulations, where temper-
atures up to 600  C are reached and time constants of some milliseconds
are typical, the adjustment of the temperature dependency of the specific
heat capacitance cth,Si and conductivity  Si of silicon is very important.
The simulator uses a third order polynomial to calculate the temperature
dependency of the capacitance. Nevertheless, in the default values of the
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simulator’s silicon parameters, only the heat capacitance at 300K is used,
where C1 = 1.63 J cm 3K 1 and C2 = C3 = C4 = 0 in Equation (2.36).
cth,Si(T ) = C1 + C2 · T + C3 · T 2 + C4 · T 3 (2.36)
To estimate the real temperature dependence, the coeﬃcients C1 to C4 were
approximated by the least-squares method (see polyfit in [Mat11]). Values
from the literature [LLC13] (Table 2.6) were used. The derived coeﬃcients
were implemented in Sentaurus Device, see Equation (2.37).
Table 2.6: Temperature dependency of cth,Si
Temperature [K] Value in J kg 1K 1 Value in J cm 3K 1
200 557 1.297
300 713 1.661
400 785 1.828
500 832 1.938
600 849 1.977
700 866 2.017
800 883 2.057
900 899 2.094
1000 916 2.133
1100 933 2.173
1200 950 2.213
cth,Si(T ) = + 0.48104 J cm 3K 1 + 0.54421 · 10 2 J cm 3K 1 · T
  0.63389 · 10 5 J cm 3K 1 · T 2
+ 0.25204 · 10 8 J cm 3K 1 · T 3 (2.37)
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The temperature dependency of  Si is already implemented in Sentaurus
Device with
 Si(T ) =
 
0.03KcmW 1 + 1.56 · 10 3 cmW 1 · T
+1.65 · 10 6 cmW 1K 1 · T 2  1 (2.38)
and reproduces the values from the literature well, see comparison with values
from [eFu13] in Figure 2.29.
2.3.4 Static Simulations
To show the usability of the constructed model, the static characteristics
of the measured and simulated IGBTs are compared in this section. Since
the area-factor in the simulation files was adjusted to match the real active
emitter area of the most used IGBT chip (1.3924 cm2, manufacturer 1), all
following simulated current values can be directly compared with this IGBT.
Figures 2.30 and 2.31 show the on-state characteristic of chip M1 and simu-
lated IGBTs at lower VCE voltages. The static on-state measurements were
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done with Tektronix 371B. The complete measured and simulated I-V char-
acteristics can be found in Chapter 3. For the majority of simulations, the
↵pnp,high model (black waveform) was used and fits VCE,sat (2.73V at 50A)
and IC,sat (292A at 25V VCE) of the real M1 chip at VGE = 15V suﬃciently.
Table 2.7: Comparison of VCE,sat and IC,sat
↵pnp,high
model
↵pnp,low
model
Chip M1 Chip M2
VCE,sat at 50A,
300K,
VGE = 15V
2.73V 2.85V 2.9V 3.25V
VCE,sat at 50A,
400K,
VGE = 15V
3.64V 3.8V 3.45V 4.1V
IC,sat at 300K,
VGE = 15V,
VCE = 25V
292A 292A 272V 150A
As can be seen in Table 2.7, chipM2 has a higher VCE,sat value at 50A as chip
M1. The saturation currents are significantly lower for M2 and will result in
a lower dissipated energy during a short-circuit event, see Chapter 4.
For chip M1, a reproducible “snap-back“ characteristic at small currents
and room temperature is found, see Figure 2.31. Such a behaviour is known
from reverse-conducting IGBTs (e.g. BIGTs [RKS+09], [SKR10], RC IGBTs
[TYAM04]). In these devices, the electrons can bypass the collector-side pn-
junction directly through the n-shorts, before the collector-side pn-junction
is biased in forward direction. Nevertheless, chip M1 has no n-shorts be-
cause a reverse blocking capability is present, see Figure 2.37. The measured
eﬀect must have diﬀerent reason. The snap-back disappears at 400K, see
Figure 2.33.
Many single IGBT chips have been measured in this work. Partially, the
saturation current is strongly varying. At 15V gate voltage single-chip dif-
ferences of plus/minus 50A have been discovered for the same chip type
and manufacturer. Hence, the measurements in this section represent av-
erage IC,sat values. Also in the transfer characteristic the behaviour of the
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Figure 2.30: I-V characteristic at 300K and VGE = 15V. Measured chips
versus simulation model
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Figure 2.31: I-V characteristic up to VCE = 5V at 300K and VGE = 15V.
Measured chips versus simulation model
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simulation model comes close to the real M1 chip. A current of 35mA is
flowing in the modelled IGBT at VGE = 8V and 300K. This value is compa-
rable with the requested value of VTH from Table 2.2. The VTH of the chip
is reduced by 1V at 400K, see Figure 2.32. The 300K and 400K transfer
characteristic intersect at VGE = 12.5V. This point is called Temperature
Compensation Point (TCP). Below this point, a possible thermal runaway
of MOSFETs has been described for high power pulses in [DSD+11]. This
fact can be of interest for measurements at higher temperatures and thermal
simulations. In contrast to the M1 characteristic, the chip from M2 shows
a flatter transconductance. This is of special interest for the surge-current
mode, see Section 5. The saturation currents of both simulation models are
identical at low VCE (25V), see Table 2.7. The reason is a similar emitter
eﬃciency  p between the models and a low ↵pnp at low VCE, see Figure 2.25.
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Figure 2.32: Transfer characteristic up to VGE = 15V at VCE = 25V. Mea-
sured chips versus simulation model
The on-state characteristics at 400K are shown in Figure 2.33. Here, the
simulation models show a higher VCE,sat value than the M1 measurement.
Nevertheless, they are still in an acceptable range. Maybe the temperature
dependency of ↵pnp and of the lifetimes was not modelled very well. The
value of IC,sat matches with the real chip (⇡ 245A).
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Figure 2.33: I-V characteristic at 400K and VGE = 15V. Measured chips
versus simulation model
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Figure 2.35: Static electric field during blocking at diﬀerent voltages of the
↵pnp,high model. Model sliced through p-well
Figure 2.34 shows the blocking characteristic of the simulated models and
the influence of the bipolar current gain on the leakage current. When the
electric field reaches the collector-side n-buﬀer at approximately 2.5 kV (see
also electric field shape in Figure 2.35) the blocking characteristics of the
two simulated IGBT models start to diﬀer from each other (300K case). At
this point, the diﬀerences in the collector-side doping between both models
become visible. The higher the bipolar current gain ↵pnp, the higher the
leakage current. For the ↵pnp,high IGBT, a higher amount of hole current is
contributing to the complete leakage current in the case of a high electric field
at the collector side [SMKR12]. With higher temperature, the diﬀusion term
js in Equation (2.25) is strongly increasing and the bipolar current gain be-
comes larger due to the temperature dependency of the base transport factor,
see Equation (2.22) and [SVHN11]. Thus, the leakage current is significantly
increasing in Figure 2.34. At 400K, the diﬀerence in both models becomes
already visible at low VCE. However, the simulated and measured charac-
teristics fit fairly acceptable. The blocking characteristics were recorded at
Schuster SML 638 which uses sine half-waves for measurement.
Figure 2.36 shows the blocking characteristics of specially designed IGBT
models, properties see Table 2.8. The buﬀer doping and profile and the
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Influence of ↵pnp and field-stop design
Table 2.8: Comparison of post-avalanche behaviour. Variation of the
collector-side doping for Figure 2.36
n-buﬀer depth
[µm ]
peak p-collector
[ cm 3 ]
peak n-buﬀer
[ cm 3 ]
↵pnp,high 18 8 · 1017 4.2 · 1015
↵pnp,low 25 8 · 1017 5 · 1015
↵pnp,3 25 8 · 1017 4 · 1015
↵pnp,4 2.5 1 · 1017 5 · 10
15
(double buﬀer) 60 1 · 1015
p-collector doping was varied to show the influence on the blocking char-
acteristic and its NDR regions at higher currents. This region is of special
interest during IGBT turn-oﬀ, STO and fast short-circuit turn-oﬀ. As can be
seen, the lower the bipolar current gain, the higher the blocking capability
52
2.3 Construction and Adjustment of a Suitable IGBT Semiconductor Model
after breakdown, see green ↵pnp,4 characteristic in Figure 2.36. Less holes
are injected at the collector side and the field shape becomes flatter, detailed
explanation given in Chapter 3. As will be demonstrated, the found NDR
regions will force instabilities and filaments during short-circuit turn-oﬀ and
STO.
Since the IGBT has to withstand a reverse voltage during the forward-
recovery process of its parallel free-wheeling diode, the IGBT chips were
tested with a negative collector-emitter voltage up to the destruction point
with a DC supply and with Schuster SML 638. At the destructed chips, small
pinholes can be found at the collector-side edges of the M1 chips and within
the junction termination for M2 chips, see Figure A.6 in the appendix. The
recorded I-V characteristic of chip M1 is pictured in Figure 2.37. Assuming
a triangular field shape and an abrupt collector-side pn-junction, the doping
of the field-stop buﬀer can be derived from this measurement with
Nbuf =
0.397 · "
C
1
3 · q · VBD 43
, (2.39)
where C = 2.107 · 10 35 cm6V 7, see approach of Shields [Shi59] and Fulop
[Ful67]. It has to be considered that the collector-side junction is graded in
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Figure 2.37: Reverse-blocking behaviour at 300K and VGE = 0V. Measured
chip versus simulation model, measurements at Schuster SML
638, max. current 200mA
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reality. Thus, only a mean value of doping is calculated. Since the reverse-
breakdown voltage of the simulated IGBT is in the range of the measured
one, the chosen buﬀer-doping concentration for the model seems to be in the
right range.
Compared to the simulation model, the reverse leakage current is signif-
icantly higher for the measured chips, mostly due to the missing junction
termination at the collector side. Another reason can be found in aluminium
spikes reaching through the thin p-emitter.
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A detailed knowledge of the IGBT I-V characteristic at high voltages and
saturation currents is very helpful for the complete application and the asso-
ciated protection concepts. Therefore, before starting the investigations on
the short-circuit and surge-current behaviour, the output characteristic of
chip M1 is analysed in detail. This section describes how to measure the
complete I-V characteristic of a high-voltage IGBT non-destructively up to
the breakdown point and beyond. Furthermore, a detailed interpretation of
the complete output characteristic is given. A part of the following material
was published at EPE 2013 [BBLJ13b].
3.1 Measurement Setup
In datasheets of IGBTs the on-state behaviour at low VCE and currents up to
2 time Irat is typically given. However, during switching (e.g. Switching-Self-
Clamping-Mode SSCM [RKE+04]) or short-circuit events with fast turn-oﬀ
or STO mechanisms (see Chapter 4), the IGBT is operating clearly beyond
this given range, far right in the output characteristic. Even the breakdown
branch in the I-V characteristic can be reached. Just a few measurements
and publications exist, showing a complete output characteristic of a voltage-
controlled device up to the breakdown point, e.g. for a DMOS device in
[PPGS09]. No measurements for high-voltage IGBTs have been found in the
literature.
Only a few curve-tracers exist which are able to measure an IGBT output
characteristic for VGE > VTH at higher VCE. One example is the Agilent
B1505A curve tracer, described in [Agi12]. Due to the power limitation, the
measurements can be executed only at gate voltages slightly above VTH.
The Agilent curve tracer [Agi12] is able to provide a maximum collector
current of 2.5A at 2200V. Already for single-chip output characteristics,
power densities in the megawatt range are necessary. They can be achieved
for short time intervals with the help of SC 1 measurements. To record exact
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values, charging processes of IGBT capacitances and self-heating during the
pulse have to be considered. Also in literature much eﬀort was invested to
minimize the eﬀect of self-heating, explained for measurements at low VCE
in [LE06], [JS95] and [NMA11].
VDC
LparSIGBT
Dprotect
DUT+ GDU
IC
VCE
VGE
RG,int
IG
CGC
CGE
Figure 3.1: SC 1 test circuit for output characteristic measurement
For the measurements in this section, the SC 1 test circuit in Figure 3.1
was used. A detailed description of the constructed single-chip test bench
is given in Section 4.1. The SIGBT in Figure 3.1 has a protective function
and limits the energy in the case of a DUT (Device Under Test) destruction.
High parasitic inductances Lpar in combination with low gate turn-oﬀ resis-
tors RG,o↵ result in high turn-oﬀ overvoltages. Hence, operation points which
are located on the breakdown branch in the output characteristic can be at-
tained for short time intervals, see Figure 3.2. The single-chip measurements
were performed with probes applied close to the chip and small parasitic in-
fluences. This is very important for the accuracy of the constructed I-V char-
acteristic, see Figure 3.3. The parasitic inductance in the VCE-measurement
circuit Lmeas was estimated with 13 nH. For a fast short-circuit turn-oﬀ, as
pictured in Figure 3.2, the VCE voltage is measured 4V too small (max.
diC/dt = 313A/µs). Compared to the measured high VCE voltages in this
period, the influence of the voltage across Lmeas is small. The voltage drop
across the internal chip-gate resistance could not be directly measured and
must be considered with the help of IG. At IG = 0, an influence of RG,int
can be excluded. Figure 3.2 shows a typical SC 1 test pulse at VDC = 3.5 kV.
Small gate turn-on resistors RG,on were used to make the pulse length as
small as possible and to reduce the influence of self-heating.
The static measurement point at IG = 0 and the corresponding losses
can be read at 2µs in Figure 3.2. Although the generated losses up to this
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Figure 3.2: Typical short-circuit pulse for output-characteristic measure-
ment. VGE = 15V, Lpar = 3.9 µH, RG,on = 44Ω, RG,o↵ = 220Ω,
T = 400K
point are 700mWs, the increase in chip temperature is still low due to the
used thick HV IGBT chip (homogeneous temperature distribution assumed,
Tstart = 400K, see also Table 2.1):
 TSC =
WSC
Cth
=
0.7Ws
788 J kg 1K 1 · 0.00234 kg cm 3 · 0.128 cm3 ⇡ 3K. (3.1)
The calculated  TSC can be added to the measurement temperature for
static curve-tracer measurements. However, at the measurement point during
SC turn-oﬀ, the chip temperature can be higher. Especially for low-voltage
IGBTs the increase in temperature can be much higher. For these chips, the
gate resistors and pulse lengths have to be decreased even more.
Since IG 6= 0 during short-circuit turn-oﬀ, the measurement points in
this time interval were calibrated to the static SC 1 measurement points.
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Figure 3.3: Single-chip measurement with schematic pressure-contact setup
The static points for calibration were recorded before at the same VCE and
VGE as for the turn-oﬀ points (e.g. IC at VDC = 3 kV and VGE = 12V for the
static point must be equal to the turn-oﬀ point at VCE = Vpeak = 3 kV at
an actual chip-internal gate voltage of 12V). During turn-oﬀ, only output-
characteristic values below the applied gate voltages (VGE = 15V) can be
investigated, see Figure 3.2. To measure higher VGE branches in the I-V
diagram, higher gate voltages have to be applied during the complete short-
circuit test pulse. However, the overall IGBT losses will increase.
3.2 Construction of the I-V Characteristic
Curve-Tracer Measurement
A curve-tracer measurement with Tektronix 371B was executed for an ini-
tial investigation, see Figure 3.4. Again, chip M1 shows a larger voltage
drop at low collector currents and room temperature, see “snap-back“ phe-
nomenon in Figures 2.30 and 2.31. A threshold voltage of approximately
7.5V at IC = 50mA was observed for the used chip. Since the Tektronix
curve-tracer is not able to generate I-V-points beyond VCE = 20V, SC 1
measurements were performed for the same chip to continue the I-V charac-
teristic.
Short-Circuit Pulse Measurement
First, all “static“ short-circuit points (IC,sat = const.) up to the maximum
possible DC-link voltage of VDC = 3.5 kV were measured. Therefore, the
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VGE = 15V branch stops at this voltage. Afterwards, these points were
combined with the curve-tracer measurement from Figure 3.4 and the points
measured during SC turn-oﬀ to a complete I-V characteristic in Figure 3.5.
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Figure 3.4: Curve-tracer I-V characteristic of chip M1 at 300K and diﬀerent
VGE
As explained in the theory part of this work, the saturation current is
significantly increasing from low to high VCE voltages, which is also very
important for the final application. For chip M1, IC,sat increases from 300A
at 500V to 400A at 3.5 kV for VGE = 15V, see Figure 3.5. For the complete
press-pack device with 42 IGBT chips in parallel, IC,sat is increased by 4.2 kA
from 500V to 3.5 kV. Regarding a circuit with diC/dt snubber (Section 4.3),
this has to be considered for the selection of a suitable gate voltage for
protecting the IGBT from high IC,sat and subsequent high VCE voltages
after SC turn-oﬀ. For lower VGE branches, the increase in IC,sat is smaller,
see 10V branch in Figure 3.5.
Additionally, it can be derived from Figure 3.5 that the breakdown voltage
for VGE > VTH is significantly smaller (⇡ 4.3 kV) than the static VGE = 0V
blocking voltage (5.6 kV). This breakdown point is slightly varying with the
applied VGE, especially when VGE is coming close to VTH. The reduction of
the breakdown voltage is discussed in the simulation part of this chapter.
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Figure 3.5: I-V characteristic of chip M1 at 300K
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Figure 3.6: I-V characteristic of chip M1 at 400K
Figure 3.6 shows the output characteristic of the same chip at 400K. At
higher temperatures and gate voltages, IC,sat is mainly reduced due to lower
carrier mobilities, see Section 2. However, if VGE is below the TCP point
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(⇡ 12.5V) IC,sat can also increase, see Figure 2.32. The breakdown voltage
at VGE > VTH is postponed to higher values (4.6 kV), if the temperature is in-
creased. To measure even further into breakdown, RG,o↵ has to be decreased
and Lpar increased. In the single branches a change in the slope at specific
VCE voltages can be observed (e.g. 10V branch at 1.5 kV in Figure 3.5), which
can correspond to the point when the electric field reaches the buﬀer region.
This behaviour is similar to the static blocking case described in Figure 2.34.
3.3 Simulation of the Output Characteristic
3.3.1 Results
To analyse the measured I-V characteristics by simulations, the ↵pnp,high
and ↵pnp,low model, constructed in Section 2.3, was used. Figure 3.7 and
3.8 show the simulated I-V characteristic at 300K. The high ↵pnp model in
Figure 3.7 fits better to the measurements, although the transconductance
seems to be slightly diﬀerent (compare 10V branch in Figure 3.5 with Fig-
ure 3.7). Especially the reduction in the breakdown voltage for VGE > VTH
matches to the real M1 chip. As one can see, the bipolar current gain and
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Figure 3.7: Simulated I-V characteristic of ↵pnp,high model at 300K
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Figure 3.8: Simulated I-V characteristic of ↵pnp,low model at 300K
thus the collector side p-doping and buﬀer design has a significant influence
on the output characteristic, its post-avalanche behaviour and on the value
IC,sat = f(VCE), compare Figures 3.7 and 3.8. At higher collector-emitter
voltages, the impact of ↵pnp is more pronounced and results in a higher
IC,sat value and rise for the ↵pnp,high model, see also Equation (2.12) and
Figure 2.25(b). Also NDR regions can be found at small gate voltages, e.g.
between 0V and 10V for the ↵pnp,high model in Figure 3.7. As will be shown
in Section 4.5, these regions can lead to an inhomogeneous current distribu-
tion and filamentation. From this point of view, the ↵pnp,low model shows
a more critical breakdown behaviour. Above IC = 300A, a second NDR re-
gion is observed. This, in combination with higher breakdown voltages (and
losses) can support an IGBT destruction.
The simulated I-V characteristics at 400K are shown in Figure 3.9. The
breakdown voltages are increasing with higher temperatures since the ion-
ization rates of electrons and holes are reduced. As before, the ↵pnp,high
model fits better to the real M1 I-V characteristic at 400K in Figure 3.6.
In contrast to the 400K measurements, the simulations at 400K show a
more pronounced reduction in IC,sat for gate voltages below the TCP point.
Compare 10V branches in Figure 3.9 with those in Figures 3.7 and 3.8.
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(a) ↵pnp,high model
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(b) ↵pnp,low model
Figure 3.9: Simulated I-V characteristics at 400K
3.3.2 Discussions on the Breakdown Behaviour
As can be seen above, the current gain shows a large influence on the break-
down behaviour of the IGBT, also shown in [Kni11] and [BIN+13]. To give
a more detailed explanation, the breakdown basics of the bipolar transistor
are used. When a positive voltage is applied between the collector and emit-
ter terminal, the pnp-transistor part of the IGBT is operating at open-base
condition, where junction J1 (between p-well and n -region) is reverse bi-
ased and junction J2 (between collector and n -region) is forward biased,
see Figure 3.10.
p n  p
E
w
J1 J2
IGBT emitter
(pnp collector)
IGBT collector
(pnp emitter)
we↵
Figure 3.10: IGBT behaviour during blocking. Drawing without field-stop
layer and cell structure
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At open-base condition, the collector current of the pnp-transistor is equal
to the emitter current, which in turn is equal to the leakage current between
collector (IGBT emitter) and emitter (IGBT collector) ICE0. One can write
for ICE0
ICE0 = IC = IE = ↵pnp · ICE0 + ICB0, (3.2)
with ICB0 – leakage current between collector and base. Then it holds
ICE0 =
ICB0
1  ↵pnp . (3.3)
To calculate the breakdown condition, Equation (3.3) has to be extended by
the eﬀect of avalanche multiplication and can be rewritten as in [LSSD11],
[Kha03]
ICE0 =
MSC · ICB0
1 Mp · ↵pnp , (3.4)
with MSC –multiplication factor for current generated in the space-charge
region andMp –multiplication factor for hole current which enters the space-
charge region (case: pnp-transistor). In general, the multiplication factor can
be expressed by
M =
1
1  R w0 ↵ dx, (3.5)
with w –width of depletion region and ↵ – ionization rate of the respective
charge carrier. The multiplication factor must grow to infinity for avalanche
breakdown. Hence, the ionization integral must be oneZ w
0
↵ dx! 1. (3.6)
An exact calculation of the multiplication factors can only be done nu-
merically [LSSD11]. As approximation, an empirical law has been defined
in [Mil57] to express the multiplication factor as function of the applied
voltage V
M =
1
1  (V/VCB0)m (3.7)
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with m–fit factor. For the pnp-transistor, the leakage current ICE0 in Equa-
tion (3.4) rises to infinity when ↵pnp · Mp = 1. In other words it holds for
breakdown
Mp =
1
↵pnp
. (3.8)
Together with Equation (3.7), the breakdown voltage between collector and
emitter (VBD = VCE0) can be calculated for a pnp-transistor with
VCE0 = (1  ↵pnp)
1
m · VCB0. (3.9)
With the help of this equation, the influence of ↵pnp on the breakdown volt-
age can be directly derived. Actually, Equation (3.7) and thus Equation (3.9)
was developed for step junctions which is not the case for the IGBT collec-
tor with its buﬀer structure. Hence, the given m-values in the literature (e.g.
13.2 for holes in [LSSD11]) are not matching. Nevertheless, a fit factor which
holds for a group of simulated IGBTs can be estimated from simulations.
First, the open-emitter breakdown voltage VCB0 in Equation (3.9) has to be
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Figure 3.11: Blocking characteristics of IGBT variations based on ↵pnp,high
model at 300K
calculated for the model. Therefore, a ↵pnp,high model without p-collector
doping was simulated, see green curve in Figure 3.11. VCB0 is the maximal
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attainable breakdown voltage of the simulated structure. Additional IGBT
variants based on the ↵pnp,high model are also shown in Figure 3.11. Only the
peak collector doping was varied to neglect the influence of diﬀerent field-stop
buﬀer depths. As can be seen, the breakdown voltage at low and high cur-
rents is reduced with higher collector doping and ↵pnp or  p respectively, see
also Figure 3.12. This dependency was also found in [Tak02] or referring to
 p in [Wac91]. Since Equation (3.9) was developed for the breakdown at low
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Figure 3.12: Blocking characteristic of IGBT variations based on ↵pnp,high
model at 300K, detailed view
currents and not for the post-avalanche case, the value of ↵pnp was calcu-
lated shortly after VBD, see dashed line in Figure 3.11 and Table 3.1. It has
to be noted that at high VCE voltages (e.g. breakdown voltage) the transport
factor ↵T is almost constant and close to unity since the electric field is fully
expanded. Therefore, it holds  p ⇡ ↵pnp. Following from Table 3.1, a good
correlation between VCE0 and ↵pnp can be found for a fit factor of m = 35.
At higher currents after breakdown, the current density at the collector-
side pn-junction of the IGBT model is no longer homogeneous. Hence, the
relation between jn and jp and thus ↵pnp and  p changes in x-direction
(Figure 2.18). For a rough estimation, the model was cut through the p-
well and the resulting values of  p were plotted versus the collector current
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Table 3.1: Bipolar current gain at breakdown in Figure 3.11
NA in cm 3 ↵pnp ⇡  p VBD (VCE0) in V
0 – 6025
1 · 1017 0.249 5990
8 · 1017 0.632 5895
1 · 1019 0.889 5684
(not pictured)
1 · 1020 0.957 5496
after breakdown, see Figure 3.13. The emitter eﬃciency is changing with
higher collector currents.  p remains constant after a value of 500A. Since the
eﬀective base is becoming slightly wider for the model with higher collector
doping, the emitter eﬃciency and subsequently ↵pnp is reduced for higher
currents, seeNA = 8·1017 cm 3 in Figure 3.13. Based on that figure, it is clear
that the fit factor m in Equation (3.9) cannot be constant over the complete
current range. Anyhow, Equation (3.9) is not applicable for currents higher
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Figure 3.13: P-emitter eﬃciency versus collector current (post-avalanche re-
gion) at T = 300K
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than 100mA, see Figure 3.12. From this point the amount of free charge
carriers is larger than the base doping ND of the IGBT. Hence, they are
influencing directly the electric-field shape and the post-avalanche voltage
Vpa, see also Figure 3.14. In [HKR70] the I-V characteristic of a bipolar
transistor including second breakdown is derived by integrating the area
below the electric field. However, it is not easy to include the bipolar current
gain in this calculation. Also the current dependency of the multiplication
factor cannot be simply calculated.
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Figure 3.14: Breakdown behaviour of ↵pnp,high model with diﬀerent
p-collector doping at very high currents. T = 300K
To understand the influence of ↵pnp on Vpa after the critical current of
100mA, the electric-field shape of two models is shown at breakdown and at
100A after breakdown in Figure 3.15. At breakdown (point 1), both mod-
els have almost the same electric-field shape. At 100A, the field shape of
the NA = 8 · 1017 cm 3 variant remains trapezoidal and dE/dy becomes
steeper due to the higher amount of injected holes. This results in a re-
duced Vpa. For NA = 1 · 1017 cm 3, the field shape becomes more rectan-
gular and dE/dy is not constant. If the electric-field shape is trapezoidal
and assuming a homogeneous current distribution (1-dimensional case), the
resulting eﬀective base doping Ne↵ (Equation (2.19)) can be calculated from
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Influence of diﬀerent collector doping, cut through p-well, see
points in Figure 3.11
the simulated/measured post-avalanche voltage. Therefore, the electric field
across the IGBT base has to be calculated as in [LSSD11] (y = w in Fig-
ure 3.10)
E(y) =  E1 + q · ND
"
· (y   wB), (3.10)
with E1 – field-strength at collector side. The ionization integral in Equa-
tion (3.6) has to be solved. With the approach by Shield and Fulop (↵ =
↵e↵ = | E(y) |7 · C) one can write
C
Z wB
0
✓
E1   q · ND
"
· (y   wB)
◆7
dy = 1, (3.11)
with C = 1.8 · 10 35 cm6/V7. Finally it can be written✓
E1 +
q · ND
"
· wB
◆8
  E18 = 8 · q · ND
" · C . (3.12)
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The field strength at the p-well-n -junction (y = 0) is
EC = E1 +
q · ND
"
· wB. (3.13)
The breakdown voltage (and Vpa) can be calculated by
VBD =
E1 + EC
2
· wB. (3.14)
Equation (3.12) was solved numerically for the given wB = 495µm (silicon
thickness minus p-thickness). The breakdown voltage versus the eﬀective
doping is shown in Figure 3.16. For the ↵pnp,high model (black curve in
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Figure 3.16: Breakdown voltage as function of the eﬀective base doping for
wB = 495µm (holds for trapezoidal and triangular field shape)
Figure 3.11), the following Ne↵ values were derived:
VBD = 5895V! Ne↵ = ND = 1.5 · 1013 cm 3
Vpa = 4480V at 100A! Ne↵ = 2.7 · 1013 cm 3
At 100A, Ne↵ is higher than ND for the ↵pnp,high model since more holes
are present. For the NA = 1 · 1017 cm 3 model, Ne↵ is lower than ND,
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more electrons are present. As long as the electric-field shape is trapezoidal,
the post-avalanche voltage can be calculated from the eﬀective base doping
with the help of the Poisson equation (2.17). On the other hand, with the
help of the simulated/measured Vpa the eﬀective base doping can be calcu-
lated and conclusions about  p can be drawn. If the current after break-
down rises, the amount of electrons, generated by impact ionization at the
p-well-n -junction and flowing towards the collector of the IGBT, increases.
Subsequently, Ne↵ is reduced and Vpa rises again, see ↵pnp,high model (black
waveform) in Figure 3.12 above 200A. If the field shape becomes hammock-
like, Equations (3.13) and (3.14) cannot be used and the electric field has to
be integrated.
Figure 3.17 compares the electric-field shapes and charge-carrier densi-
ties of the ↵pnp,high IGBT model at diﬀerent applied VGE and VCE voltages.
At lower VCE voltages, the field shapes for VGE = 10V are hardly influ-
enced by free charge-carriers since the flowing collector current is still very
small (⇡ 17A in Figure 3.7). The shape is almost the same as for the static
blocking case. Compared to the VGE = 15V case, the peak values of the
electric-field strengths at the p-well are higher. Hence, the saturated veloc-
ities of electrons and holes are reached earlier for VGE = 10V. This results
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Figure 3.17: E-field shape, electron and hole densities at VGE = 10V and
VGE = 15V at diﬀerent VCE in the output characteristic at
300K. Cut through p-well of ↵pnp,high model
in a small amount of free charge-carriers n, p in the space-charge region in
Figure 3.17(b). However, the charge-carrier hill is still present at the collector
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side. Since the field-shape is more triangular and reaches only at higher VCE
voltages the field-stop buﬀer region, ↵pnp is less influenced. Hence, the rise
of IC,sat in the output characteristic is small compared to the VGE = 15V
branch. For VGE = 15V, Ne↵,SC and thus the field-shape is influenced and
flattened by the charge carriers already at small VCE voltages. The electric
field reaches the collector-side buﬀer early. The free charge carriers are in
the range of 1 · 1014 cm 3, see Figure 3.17(b). Thus, ↵pnp shows its impact
on the IGBT behaviour shortly after the bending into the current-saturation
region.
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Figure 3.18: Electric-field shape, electron and hole densities at breakdown
(VGE = 0V and VGE = 13V). ↵pnp,high model, cut through
p-well
Figure 3.18 shows the electric-field shapes and the charge-carrier densities
for the ↵pnp,high model at breakdown condition for VGE = 0V (VBD = 5.9 kV)
and VGE = 10V (VBD = 4.4 kV), see Figure 3.7. As mentioned above, the
amount of free charge carriers is still very low at VGE = 0V and the base
doping ND=1.5 · 1013 cm 3 is determining the field shape. At VGE = 10V,
the amount of free charge carriers is much higher because beside the electron-
hole pairs generated by impact ionization, electrons and holes are directly
injected (VGE > VTH). Now, the free charge carriers are in the range of the
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base doping and influence the electric field. The gradient is getting steeper
and the breakdown voltage is reduced to 4.4 kV.
Another interesting question is, why all I-V branches collide into a sin-
gle breakdown branch at higher collector currents. Figure 3.19 shows the
electron-current density at 1000A after breakdown for VGE = 0V and VGE =
13V. As can be seen in Figure 3.19(b), only a very small amount of injected
electrons (by opened n-channel) is contributing to the total current density.
The current, generated by impact ionization beneath the p-well, dominates
for both applied gate voltages. Therefore, the field-shape is mostly influenced
y
in
µ
m
x in µm
Mo
Al
Si
Mo
Al
(a) VGE = 0V
y
in
µ
m
x in µm
electron injection
by n-channel
(b) VGE = 13V
Figure 3.19: Comparison of electron current at VCE = 4427V, IC = 1000A
and 300K. Cut through p-well, half-cell ↵pnp,high model
by the generated electrons and holes and is almost equal for both gate volt-
ages, see Figure 3.20. The electron and hole density at VGE = 13V is slightly
reduced in front of the p-well in Figure 3.20 because a small part of them
is flowing towards the channel. Nevertheless, VCE (Vpa) is the same for both
gate voltages.
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Figure 3.21: Electric-field shape, electron and hole densities at VGE = 15V,
VCE = 3 kV and 300K. Cut through p-well
Figures 3.21(a) and 3.21(b) show the electric-field shape and the charge-
carrier densities for the ↵pnp,high and ↵pnp,low model at 3 kV and VGE = 15V.
This would be the internal behaviour at short-circuit condition. For the
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↵pnp,low model, the amount of free electrons is significantly higher than the
amount of holes in the region between 150µm and 500µm. Following from the
Poisson equation in (2.19), the gradient of the field shape changes from neg-
ative to positive. Due to this, the complete breakdown branch of the ↵pnp,low
model is shifted to higher voltages. For even higher short-circuit currents (at
higher gate voltages) the positive field gradient can become steeper and a
quasi-plasma region can arise at the emitter side, see [NMM+04]. For the
↵pnp,high model, more holes are injected. Consequently, the gradient of the
electric-field shape remains negative, see Figure 3.21(a).
The most important things regarding the IGBT’s breakdown behaviour
can be summarized:
• The transport factor ↵T is almost constant and close to unity at very
high VCE voltages. Therefore, it holds  p ⇡ ↵pnp.
• The known equations from the bipolar-transistor theory can be used
to calculate VBD = f(↵pnp) at low currents just after breakdown.
• n and p are larger than the base doping at higher currents after break-
down (>100mA). ↵pnp controls the balance between n and p and thus
the eﬀective base doping and breakdown voltage. The higher ↵pnp the
lower Vpa.
• At even higher currents (>1000A), the course of the post-avalanche
voltage is more determined by the emitter-side pn-junction of the IGBT,
see Figure 3.14. The diﬀerences in Vpa between diﬀerent ↵pnp models
become less.
In summary one can say that a detailed knowledge of the complete I-V
characteristic supports the understanding of the IGBT at special conditions.
The VCE voltage that is to be expected during SSCM and fast short-circuit
turn-oﬀ can be directly read. Furthermore, reasons for possible IGBT de-
structions during SC can be derived.
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4 Investigations on the Short-Circuit
Behaviour
A lot of eﬀort has already been spend on the investigation of the short-
circuit behaviour of modern IGBTs, see e.g. [ES94], [Kop10], [PE11], [LB12].
Therefore, only special aspects and modes of the short-circuit behaviour of
high-voltage IGBTs are investigated in this work and chapter. These aspects
are the self-turn-oﬀ mechanism, the short-circuit behaviour in the parallel
and series connection and in circuits with di/dt snubbers and the dynamic
VCE-clamping during fast short-circuit turn-oﬀ. All these modes have been
directly derived from common converter applications with press-pack IGBTs
as switches (e.g. Appendix A.5).
4.1 Experimental Setup
A universal single-chip test bench, which was used for almost all dynamic
measurements in this work, was constructed, complete structure see Ap-
pendix A.1 and Figure 4.1. This test bench was mainly designed for IGBTs
intended for press-pack housings. Therefore, special clamps for contacting the
press-pack chips were designed, see clamp in Figure 4.1 and Appendix A.1.
The requirements of a fast safety turn-oﬀ in the failure case and chip-near
measurements with low parasitic influences could be fulfilled, see also Fig-
ure 3.3. The test circuit could be modified in many ways. This helps to scale
the parameters (e.g. Lpar) of the converter press-pack application to single
chips. Double-pulse tests and short-circuit measurements (SC 1, SC 2, with
and without diC/dt snubber) were performed. All measurements could be
done in single-chip or parallel (up to 4 chips) configuration. Figure 4.2 shows
the test circuit for SC 1 (without load) and SC 2 (with load). Elements with
blue coloured labels are simply modifiable, see description in Table 4.1. A
second DUT can be included for double-pulse measurements, see DUT 2 in
Figure 4.1. In the case of DUT destruction, the protection IGBT (SIGBT)
detects a short circuit and turns oﬀ automatically. Hence, the starting de-
struction point of the DUT is exposed to just a small amount of energy. Only
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DUT 2
GDU
DUT 1 LG
Lpar
heating
resistor
Clamp
Figure 4.1: Picture of test circuit (double-pulse configuration)
GDU
RG LG
Lpar
DUT
SIGBT
Lload Rload
Dpp2
Dpp1
VDC
IC
IG DZ
Figure 4.2: Possible short-circuit configuration of test circuit. SC 1 without
Lload and Rload, SC 2 with load and SIGBT as short-circuiter
the stored energy in Lpar is present. This protection mechanism supports the
subsequent failure analysis. To achieve a high protection robustness and to
drive high DUT short-circuit currents, the SIGBT is designed as large power
module. For SC 1, the SIGBT shows a passive turn-on behaviour with a volt-
age peak VCE,passive, see Equation (2.5). Especially for low Lpar and parallel
connected chips the diC/dt and thus VCE,passive is high. The DUT’s VCE at
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Table 4.1: Test-bench parameters
Parameter Value, Description
VDC DC-link voltage from 0V to 3.5 kV
GDU gate unit for press-pack IGBT; scaled to single chip; RG,
VGE variable; software with and without automatic short-
circuit turn-oﬀ
RG changed on GDU; 0Ω to 1
LG connection between GDU and IGBT; 30 nH to 6 µH
DZ possible slot for suppressor diode with diﬀerent break-
down voltages
Lpar parasitic inductance from 700 nH to 12 µH
Lload, Rload load; Lload from 500 µH to 4mH; Rload from 0Ω to 8Ω
Dpp1,2 freewheeling diode and polarity protection; 4.5 kV, 600A
power module from Mitsubishi (CM600HB-90H)
SIGBT protection and short-circuiter IGBT; 4.5 kV, 600A power
module from Mitsubishi (CM600HB-90H); Concept GDU
with automatic short-circuit turn-oﬀ and Active Clamp-
ing
Pulse gen-
eration and
control
National Instruments cRio with FPGA, LabView
DUT Tem-
perature
room temperature to 150  C
short-circuit turn-on can be additionally reduced, see Figure 2.2. The follow-
ing Equation holds for SC turn-on:
VCE = VDC   VCE,passive   VLpar (4.1)
Measurements in the Appendix A.4 show that the influence of VCE,passive is
acceptable. Especially when high VDC is applied.
Beside the above described circuit configurations, an investigation of a
series connection of two IGBTs/diodes is also possible, see Chapter 4.4.2.
For this, it has to be considered that the maximum DC voltage across the
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series connection is limited by the blocking capability of the SIGBT. Other
special circuit constellations, parameters and control schemes are described
in the respective section.
4.2 The Self-Turn-Oﬀ Mechanism
Measurements
Especially for short-circuit types with VCE-desaturation processes (SC 2,
SC 3 and SC 1 with diC/dt snubber) a strange IGBT behaviour was ob-
served. The IGBT can turn itself oﬀ shortly after running into short circuit,
although the gate unit has not received a turn-oﬀ signal from the superior
control. This behaviour is denoted in this work as Self-Turn-Oﬀ mechanism
(STO). Now, one can assume that this behaviour can be used for a tar-
geted and fast shut down of the short circuit. However, this mechanism is
diﬃcult to control and is often accompanied by a destruction. The usual
specification of 10µs short-circuit withstand capability found in datasheets
is not helpful for the STO case. Furthermore, the VCE waveform and oscil-
lations during STO can disturb the VCE-desaturation detection of a short
circuit. First, the STO was observed at large press-pack devices, as the SC
2 measurement in Figure 4.3 shows. The applied gate voltage at the IGBT
is already set to 15V. Then the short circuit is triggered by a short-circuiter
device and the collector current starts rising from a small value. At 3.6 µs,
VCE desaturates and after the current peak ISC,peak the IGBT turns itself
oﬀ with high diC/dt and subsequent high overvoltages up to 4.4 kV. During
that phase, the IGBT is destroyed, see also failure pattern in Appendix A.3.
Meanwhile, IGBT destructions due to STO were also observed in other pub-
lications [CHJ12]. To understand the STO mechanism in detail and to in-
vestigate countermeasures, single-chip measurements and simulations were
performed. Hence, no expensive press-pack IGBTs are destroyed and the
system energy is kept low. Partially, the measurements in this section were
already published in [BLBJ10].
For measurements, the test circuit in SC 2 configuration in Figure 4.2
was used, but without Rload. SC 2 events with low Lpar show a steep VCE-
desaturation and force STO. M1 and M2 chips were used as DUTs. The
control scheme of the SC 2 event is shown in Figure 4.4. At the beginning of
1Measurement by André Kaiser
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Figure 4.3: Destructive STO event of a 4.5 kV press-pack IGBT with M1
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Figure 4.4: Control scheme for STO measurements
the test procedure, the DUT IGBT is switched on to ramp up the collector
current, e.g. to the rate current Irat. After a specific time, the SIGBT is
turned on to short the load inductance and to trigger the SC 2 for the DUT
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IGBT. After 10µs under short circuit, the DUT is turned oﬀ manually with
a large gate resistance (RG,soft o↵) to limit the overvoltage. The SIGBT is
turned oﬀ after another 2µs. If the DUT fails within the 10 µs and during
STO, the SIGBT turns oﬀ automatically. Depending on Lpar, the DUT is
exposed to a SC 2 with STO and a subsequent SC 1 during the 10 µs short-
circuit time.
The circuit parameters were scaled from a common converter application
to the single chip, see Table 4.2. The values of RG,on and LG are of spe-
cial interest, they were also scaled (N -number of chips in press-pack IGBT
(PPI)):
RG,on,chip = N · RG,PPI ⇡ 150Ω
LG,chip = N · LG,PPI ⇡ 4 µH
LG,chip = 4 µH is defined as real gate inductance. To show the influence of
LG on the STO, measurements with LG = 150nH were done.
Table 4.2: Test conditions for STO investigations on single chip
Parameter Value
VDC 1V to 3 kV
Lpar 7.5µH for single chip, 3.75µH for 2 chips
RG 0Ω to 150Ω
LG 150 nH and 4µH
DZ Suppressor diode with VBD = 16V was applied
T 25  C
A first destructive single-chip STO measurement with LG = 4µH is shown
in Figure 4.5. It can be seen that the STO mechanism could be reproduced
for the single chip. Not even the small RG,on of 3.6Ω can suppress the STO,
LG is dominating. As explained above, the short-circuit current starts raising
during the conducting state of the IGBT at Irat = 50A at 2 µs. The gate
voltage is slightly increasing at 2µs which can result from a parasitic emitter
inductance in the VGE measurement path, see Figure 3.3. At 4µs, VGE is in-
creasing further to 18V due to the VCE-desaturation process and the known
feedback of the Miller capacitance CGC [LA95]. The clamping of the suppres-
sor diode DZ is ineﬀective since it is placed at the gate unit and behind LG.
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After the high ISC,peak, the STO mechanism starts and the gate voltage is
lowered significantly. However, this time the zero current level is not reached.
The gate unit is able to quickly recharge VGE above VTH, the current starts
rising again. During the second STO, the IGBT is destroyed. As can be seen
in the following measurements, the time of destruction is equal for almost all
STO failures, its located at the falling edge of IC and close to the maximum
overvoltage. In Figure 4.6, a collection of typical failure patterns is shown.
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Figure 4.5: SC 2 at 1.2 kV, destructive STO with RG,on = 3.6Ω and LG =
4 µH, chip M1)
The destruction regions are often located at the edge or close to the edge
of the chip which points to an overvoltage failure. A detailed analysis of the
root cause of destruction can be found in the simulation part of this section.
The intensity of the STO mechanism changes with diﬀerent values of LG.
Hence, measurements with a very small gate inductance referring to the
single chip were performed (LG = 150nH). Scaled to the 42-chip press-pack
device, LG would be approx. 3.6 nH, which is very low. Much eﬀort has to
be spend to reach that region, see experimental sample of a power module
in [DBH12] and [HOL+13]. Although the scaled RG,on (150Ω for M1 IGBT,
102Ω for M2 IGBT) was used in Figure 4.7, the gate voltage is less and
slower decreased compared to the measurement with high LG in Figure 4.5.
Nevertheless, high overvoltages up to 4.1 kV occur in both measurements.
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Figure 4.6: Failed chips due to STO during SC 2
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(a) M1 chip, RG,on = 150Ω
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(b) M2 chip, RG,on = 102Ω (scaled for M2)
Figure 4.7: SC 2 with STO at 3 kV with LG = 150nH
In contrast to the M1 IGBT, the M2 chip shows a less pronounced STO
mechanism. VGE is less decreased and the collector current shows a smoother
waveform and is going faster into the static short-circuit phase, time point
9µs in Figure 4.7(b). The reason can be found in a smaller Miller capaci-
tance CGC as the analysis part of this section will show. A first indication is
the smaller amount of negative gate current IG flowing out of the chip gate
during desaturation, which is a result from the feedback of CGC. A mea-
surement with a Telemeter LCR measurement bridge shows the diﬀerence
in the base value of CGC between both chips (CE open (0V), sine signal with
Vpeak = 0.4V and f = 1 kHz):
CGC,M1 = 12.9 nF
CGC,M2 = 6.8 nF
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Furthermore, the short-circuit current peak (ISC,peak ⇡ 325A) is not so high
and the limited short-circuit current is lower (ISC ⇡ 200A) for theM2 IGBT.
Since the STO is clearly visible in the single-chip tests, the root cause for this
mechanism results not from the parallel connection of IGBT chips. However,
the STO is scaling with the number of chips as Figure 4.8 shows. The gate
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Figure 4.8: SC 2 at 2 kV, two-chip (M2 IGBT) measurement with RG,on =
51Ω and LG = 150nH
and stray inductances were exactly scaled for the parallel connection. The
peak collector current and the minimal collector current during STO are
twice the value of the single-chip measurement in Figure 4.7(b). Also the
negative gate current doubles. To achieve an even better scaling between the
single-chip and two-chip measurement, the gate inductance of the two-chip
configuration should have to be halved (75 nH). However, during these tests
the minimal gate inductance of 150 nH was pre-determined by the test setup.
Analysis and Simulation of STO Mechanism
As shown in the measurements above, LG shows a strong influence on the
intensity of the STO mechanism. Therefore, to make the influence of LG as
small as possible and to explain the STO with minimal external influences,
the analysis is started with a detail measurement at LG = 150nH and VDC =
2 kV in Figure 4.9.
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Figure 4.9: SC 2 at 2 kV with RG,on = 150Ω and LG = 150nH, M1 chip
Triggered by the SIGBT, the short-circuit event occurs at t1 and IC begins
to rise steeply. Since IC is rising between t1 and t2, VCE increases slowly
(not resolvable in Figure 4.9) which causes already a displacement current
through CGC, see measured negative IG. At t2, the VCE-desaturation starts,
which is hard to see in Figure 4.9 due to the limited resolution of the VCE
voltage probe. But the desaturation is visible in the VGE and IG waveform,
VGE is significantly increasing and as consequence a higher negative IG can
be measured, see also Figure 4.10. At this low VCE voltage, the feedback of
CGC is high because the capacitance is high. Subsequently, a high ISC,peak
occurs at t3. The displacement current from CGC extenuates itself when VCE
is getting higher, subsequently VGE falls down back to the 15V level. The
collector current decreases and an overvoltage is induced. The capacitance
CGC is a series connection of a constant part Cox (oxide capacitance) and a
voltage-dependent part Cj (n -region) [Sch06]
CGC =
Cox · Cj
Cox + Cj
. (4.2)
After the electric field reached the field-stop buﬀer of the IGBT, Cj is con-
stant because d (wSCR) stays constant, see Figure 2.35 and
Cj = " · A
d
. (4.3)
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gate unit
DUT
LG
IG
VGEDZ
RG,On15V
LG,int
RG,int
VCE
LE,a
LE,e
IC
CGC
CGE
IGC
IG
IGE
Figure 4.10: Equivalent circuit for IG < 0
This is the case for higher VCE voltages, but also depending on the electric-
field shape and thus on the free charge carriers. The displacement current
through CGC can be described by the temporal derivative of the applied
electric field
jD = " · dE
dt
(4.4)
or the change in charge
ID =
dQ
dt
= CGC · dv
dt
+ V · dCGC
dt
. (4.5)
The applied voltage at CGC is approx. VCE (see equivalent circuit in Fig-
ure 4.10), hence
IGC = CGC · dvCE
dt
+ VCE · dCGC
dt
. (4.6)
Coming back to the explanation in Figure 4.9, the question is, why VGE is
lowered between t3 and t4, despite dvCE/dt is positive? The reason for that
can be connected with the stored energy in LG which wants to discharge the
gate even if VGE comes back to the applied voltage. Furthermore, a negative
displacement current through CGC can discharge the gate which is described
as eﬀect of the negative diﬀerential CGC, see [BSE11]. Equation (4.4) has
to be used for the description. Since in bipolar devices the electric field is
strongly influenced by the free charge carriers (negative diC/dt after t3, p-
n-ratio will change) and the design of the field-stop layer, the electric field
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cannot be assumed as triangular, see short-circuit case in Figure 2.9. Espe-
cially when dynamic avalanche occurs, the field changes its shape without
changing Eˆ, compare with [BSE11]. Hence, it is hard to determine the dis-
placement current with the help of the electric field in the n -region. There-
fore, between t3 and t4 the field maximum in the gate oxide has to be directly
extracted at a specific point in x-direction from a STO semiconductor sim-
ulation. To get the complete value of the displacement current, the field has
to be integrated across the complete gate-oxide area, afterwards E must be
temporally derived
ID =
dQ
dt
= " ·
RR
~E · d ~A
dt
. (4.7)
The simulation was performed with the circuit in Figure 4.11. As can be
seen in Figure 4.12, the STO mechanism during SC 2 could be reproduced
by simulation. The same distinctive time points as in the measurement
Lpar
RG,O↵ CGE,extVGE
DUT
Lload
DOn
DO↵ DZVDC
CSwitch
LGRG,On RG,int
Figure 4.11: STO simulation circuit
above can be found in Figure 4.13. Note that between t1 and t2 the gate
voltage is still charged by the gate unit (SC 2 occurs at the end of the Miller
plateau in the simulation). As can be seen in Figure 4.13 between t3 and
t4, the value of dEox/dt changes its sign from positive to negative although
dvCE/dt is still positive. This will contribute to a discharge process of CGE,
see Equation (4.4). After t4, dvCE/dt and dEox/dt are negative (dCGC/dt
is almost constant), VGE is further decreasing, a small positive IG can be
measured. Due to the relatively high RG,on = 150Ω in Figure 4.9, the gate
unit is not able to counteract the discharge of CGE. At t5 holds VGE = VTH,
IC reaches the zero current level and VCE jumps to the applied VDC. This
leads to a steep dvCE/dt, dEox/dt and also dCGC/dt. As consequence, VGE
shows a negative step. Since the gate unit has not turned oﬀ actively, VGE
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Figure 4.12: Simulated SC 2 at 2 kV with RG,on = 100Ω and LG = 100nH,
half-cell IGBT model (↵pnp,high)
is charged above VTH at t6 in Figure 4.9. A SC 1 follows until the gate unit
turns oﬀ the IGBT.
Figure 4.14 shows the electric-field shape and the electron density during
VCE-desaturation and STO in Figure 4.13 (blue points). No space-charge
region or field is visible at 1µs. The IGBT is completely flooded. From 1 µs
to 3.5µs, IC and VGE rises and the VCE-desaturation starts. Therefore, the
space-charge region has grown up to 270µm and the amount of remaining
electrons in the plasma at the collector side has been increased. The IGBT
behaves almost like in short circuit at 4.19 µs. A small amount of electrons is
present (vn = vsat) to conduct the short-circuit current and the electric field
extends across the complete base region. At 6.2 µs, the amount of electrons
is below ND (dE/dy = const. in the n -base) and the field shape (VCE) has
been lowered.
The STO behaviour is more critical for higher practically feasible gate
inductances. Figure 4.15 shows a detailed view of a SC 2 measurement with
LG = 4µH. The DC-link voltage was adjusted to only 1 kV in order to protect
the chip from a destruction. Between t1 and t2, the behaviour is almost
the same as described for the low LG case. At the position where diG/dt
has its maximum (5 µs), the voltage drop across LG has its maximum too.
89
4 Investigations on the Short-Circuit Behaviour
 0.7
 0.8
 0.9
 1
 1  2  3  4  5  6  7E
ox
,m
ax
 in
 M
V
/c
m
Time in µs
-200
 0
 200
 400
 600
       
-10
 0
 10
 20
 30
0.
1⋅
V
C
E
 [V
], 
I C
 a
nd
 I
G
 [A
]
G
at
e 
vo
lt
ag
e 
in
 V
IGBT voltage
IGBT
100⋅Gate current
Gate
voltage
current
t1 t2 t3 t4 t5
negative
dEox/dt
appl.
VGE
Figure 4.13: Simulated SC 2 at 2 kV with RG,on = 100Ω and LG = 100nH,
half-cell IGBT model (↵pnp,high), detailed view, cut for Eox at
x = 34µm
VGE has a large peak at this point. ISC,peak increases with higher LG, compare
with Figure 4.9. Between t3 and t4, IG is still negative. Now, the stored energy
in LG is discharging CGE which leads to a strong and steep decrease in VGE.
Additionally, the above described eﬀect of a negative displacement current
through CGC is superimposed and becomes visible in VGE between t4 and
t5. VGE is reduced below minus 10V. The tests with high LG led more often
to IGBT destructions. From this point of view, latch-up must be considered
as cause for destruction due to the very fast reduction of VGE.
To proof this hypothesis, a thermal SC 2 simulation with Tstart = 400K
was performed using the 4-cell model. The built-in voltage of the n+p-junction
is reduced at high temperatures and latch-up becomes more probable. The
waveforms are shown in Figure 4.16. A latch-up as e.g. in [IOTM91] could not
be discovered in the simulation. The current is homogeneously distributed
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Figure 4.15: SC 2 at 1 kV with RG,on = 150Ω and LG = 4µH, M1 chip
over all cells. The basic STO behaviour does not change, only the VCE wave-
form changes its shape during the STO phase. The VCE voltage is clamped
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to approx. 4.5 kV. This value can be connected with the breakdown voltage
of the IGBT’s I-V characteristic at a specific gate voltage, see Figure 3.9(a).
Due to this fact, the falling diC/dt is limited by avalanche injection and can
be calculated with [HFM+05]
di
dt
=
Vclamp   VDC
Lpar
. (4.8)
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Figure 4.16: Simulated SC 2 at 2 kV with RG,on = 100Ω and LG = 100nH,
4-cell IGBT model (↵pnp,high), thermal simulation with
Tstart = 400K
For another STO simulation, the third cell was weakened with a lower
p-doping (p2+-doping was reduced from 6 · 1018 cm 3 to 9 · 1017 cm 3, p1+-
doping from 2.5·1019 cm 3 to 4·1018 cm 3, see Figure 2.19(a) and Table 2.4).
But also with this asymmetrical p-well design, no latch-up could be found.
The non-existing plasma during the STO phase argues against a latch-up
destruction.
Finally, the reason of found chip destructions can be connected with NDR
branches in the output characteristic (Chapter 3) and a subsequent current
filamentation. The external gate-emitter capacitance in the simulation circuit
was reduced from 10 nF to 7 nF and Lpar was decreased from 10 µH to 8µH
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in order to increase the desaturation velocity. The simulated SC 2 waveforms
using a 16-cell model are shown in Figure 4.17. At 2.8 µs, small oscillations
can be detected in the VCE waveform which trigger also oscillations in the
course of the gate voltage. At this point (86A, 4400V, VGE ⇡ 9V), the IGBT
is operating at the breakdown branch within a NDR region, compare with
Figure 3.7. Subsequently, the current density is distributed inhomogeneously,
see Figure 4.18. The small VCE oscillations during this phase are caused by
moving, igniting and extinguishing filaments. Such a behaviour has been
reported for diodes and GTOs in [OJK+00]. A single filament remains at the
second cell at the end of the STO process. The position and movement of
the current filaments change with simulation conditions.
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Figure 4.17: Simulated SC 2 at 2 kV with RG,on = 100Ω and LG = 100nH,
Lpar = 8 µH, CGE,ext = 7 nF, 16-cell IGBT model (↵pnp,high),
isothermal simulation at T = 300K
The found filament behaviour may explain the observed IGBT destructions
and one would expect a small melted region within the active IGBT area
as failure pattern. In reality, the failure position of the destructed chips is
located close to the junction termination, see Figure 4.6. At this position,
high current densities occur due to the collector-emitter area mismatch, see
Chapter 5. A crack within the junction termination which would explain
an overvoltage failure could not be detected. The VCE voltages observed in
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Figure 4.18: Current density of 16-cell ↵pnp,high model during STO from Fig-
ure 4.17, see plot range. Top=emitter, bottom=collector, dimen-
sions: 1088 µm · 533 µm
the measurements are also below the static blocking capability (5.6 kV at
300K). The collector-emitter area mismatch and the junction termination is
not considered in the simulation model.
Further investigations on that topic and the explanation of the found
strong voltage oscillations after turn-oﬀ are given in Section 4.5.
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STO Countermeasures
Diﬀerent STO countermeasures are investigated in this subsection. All meth-
ods base on the idea to prevent too high and low gate voltages at the IGBT
gate until active turn-oﬀ. In other words, VGE should be stabilized in a spe-
cific time interval. Figure 4.19 shows diﬀerent countermeasures that can be
externally applied.
gate unit DUT
LG
DZ
RG,On
15V
LG,int
RG,int
iC
LE,a
LE,e
CGC
CGE
IGC
IG
IGE
DZ
CGE,ext
AC
Figure 4.19: STO countermeasures (red circuit elements)
The influence of a low RG,on is given in Figure 4.20. The gate unit is con-
nected more directly to the IGBT and can recharge VGE during STO faster.
The improved behaviour is similar to the ideal SC 2 behaviour. However,
the 3.6Ω value is already very small for a single chip (b=86mΩ for 42-chip
press-pack). The internal chip resistance (⇡ 1Ω for M1 IGBT) is the mini-
mal possible total RG,on. Unfortunately, a small RG,on helps only, when the
gate inductance is small. If LG becomes large, it dominates the STO, see
Figure 4.5. The eﬀect of diﬀerent gate resistances on the SC 2 behaviour is
also mentioned in [PA02].
An external gate-emitter capacitance (CGE,ext in Figure 4.19) can provide
an extra buﬀer for the internal CGE and damp the STO, see Figure 4.21.
To suppress the STO completely, a very high CGE,ext is necessary, especially
for the press-pack device. If this capacitance is not switchable, it must be
considered that it has to be charged and discharged during normal switching.
Also oscillations between the gate unit and the chip can occur. However, as
with small RG,on, the improvement only works when LG is small.
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Figure 4.22: With and without Active Clamping, SC 2 at 2.3 kV with
RG,on = 102Ω and LG = 4µH, chip M2
An Active Clamping circuit can improve the SC 2 behaviour even when
LG = 4µH is used, see Figure 4.22. However, the circuit has to be connected
very close to the chip in front of LG which is not a simple solution, see “AC“
in Figure 4.19. To achieve a good CGE-recharge behaviour, the pre-adjusted
clamping voltage has to be set in an appropriate range (here: 3200V) so
that the clamping acts in the right moment. A switchable circuit should be
preferred. The experiments show that this method often operates too slowly,
see 3.5µs in Figure 4.22. Parasitic inductances in the clamping circuit slow
down the switching speed of the clamping diodes.
A possibility to reduce the charging of LG before the STO occurs is the use
of a chip-near clamping diode (DZ in the circuit in Figure 4.19). VGE values
larger than the applied voltage are suppressed and negative gate currents are
lowered. Therefore, the influence of LG on the SC 2 behaviour is diminished.
For the measurement in Figure 4.23, an additional 15V suppressor diode in
front of the chip gate is applied. The STO behaviour is improved, although
LG = 4µH and a scaled RG,on is used. The question is, how close to the IGBT
gate the clamping diode can be applied. For a power module, the connection
points are the outer auxiliary ports. However, the device manufacturer could
directly implement a clamping diode in the housing.
If nothing helps, an IGBT of another manufacturer can be tested. As
shown above, the base value of CGC varies between diﬀerent chip types.
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Figure 4.23: With and without chip-near clamping, SC 2 at 2 kV with
RG,on = 102Ω and LG = 4µH, chip M2
Summary
The detailed analysis above results in the following time flow during SC 2
with STO:
1. Onset of short circuit, IC and VCE are rising, CGC large, displacement
current IGC charges gate, IG < 0, dvCE/dt and dCGC/dt of interest
2. VCE-desaturation, CGC is decreasing, displacement current IGC
charges gate, IG << 0, dvCE/dt and dCGC/dt of interest, LG is charged
3. Gate discharged at dvCE/dt > 0, eﬀect of negative diﬀerential CGC,
dEox/dt of interest, also stored energy in LG is discharging the gate
4. Overvoltage during STO clamped by the IGBT (I-V characteristic) !
diC/dt limited by dynamic avalanche
5. Gate discharged at dvCE/dt < 0, negative displacement current
through CGC, dEox/dt and dvCE/dt of interest, dCGC/dt ⇡ 0
6. Possible zero-current phase, afterwards gate unit charges VGE above
VTH again, second turn-on into short circuit (SC 1 or SC 2)
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The critical conditions for intensifying the STO can also be summarized:
• short-circuit type with VCE-desaturation (SC 2, SC 3, SC 1 with diC/dt
snubber)
• high diC/dt leads to faster VCE-desaturation
• applied VDC; for 4.5 kV IGBT 2kV is most critical, optimal condition
for STO (medium diC/dt and medium values of CGC), zero-current
phase was often observed
• high LG
• high RG,on, hard for gate unit to compensate STO
• high base value of CGC and low CGE (IGBT type)
Finally, it is very important to spend eﬀort on the design of the connection
between gate unit and IGBT. The gate inductance should be as small as
possible. The understanding of the STO mechanism helps also to improve
the short-circuit behaviour in special circuits e.g. with diC/dt snubber, which
is explained in the next section.
4.3 Short-Circuit Behaviour in Circuits with
di/dt Snubber
Function of a di/dt Snubber
The output power of an IGBT converter can be increased by using a di/dt
(diC/dt) turn-on snubber for the switches, see [ABLF10] and [BSJ13]. Hence,
the same IGBTs and free-wheeling diodes can be maintained. These circuits
were first used for IGCT converters [Ber00]. The key factor of the snubber
is a larger IGBT turn-on inductance LS. It has to be adjusted based on the
targeted value for diC/dt and in combination with RG,on based on IGBT
turn-on losses. Compared to the hard-switching operation without snubber
inductance, the turn-on losses of the IGBT, the IRRM and the turn-oﬀ over-
voltage of the free-wheeling diode can be reduced noticeably, see [ABLF10].
The snubber was applied to the MV7000 converter. For the 8.4MW MV7308
(see Appendix A.5), approx. 20% higher output power could be achieved,
see [BSJ13]. Apart from the loss-reducing properties of the snubber circuit,
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the short-circuit behaviour (SC 1, SC 2) is changed significantly due to
the larger IGBT turn-on inductance. Therefore, the following section in-
vestigates the special short-circuit characteristics when using diC/dt snub-
bers. The measurements in this section were already published at PCIM
2012 [BBJ+12].
A 3-level converter with equipped snubber circuit is shown in the appendix
in Figure A.18. Since the focus in this work is mainly on semiconductors, the
diC/dt snubber circuit was reduced to that one in Figure 4.24(a). It consists
of a higher turn-on inductance (LS +Lpar), a snubber diode (DS), a clamp
capacitor (CS) and a discharge path with a resistor (RS) and a parasitic
inductance Lpar2. Thereby, LS is significantly larger than the parasitic in-
ductance Lpar of the circuit. The large turn-on inductance results in a rapidly
reduced VCE at IGBT turn-on. RG,on is adapted to achieve a good trade-oﬀ
between turn-on losses and switching speed. At IGBT turn-oﬀ, only Lpar is
eﬀective. As soon as VCE is reaching the applied VDC, DS turns on and LS
is charging CS (during operation CS is already charged to VDC). The even
more simplified circuit in Figure 4.24(b) was used for single-chip short-circuit
investigations. A shorted free-wheeling diode and Lload could be simulated.
Unfortunately, the charging of CS after short-circuit turn-oﬀ could not be
measured. For this case, measurements at the complete press-pack IGBT
were performed. The gate and circuit parameters for the single-chip investi-
gation were scaled from a common inverter design with diC/dt snubber, see
Table 4.3 (other values are mentioned directly). Only M1 chips were used.
Lpar was adjusted slightly higher to exacerbate the switching conditions.
CS
load
DUT
RSLpar2
LS
+
DS FWD
+
Lpar short circuit
VDC
(a) diC/dt snubber circuit in double-pulse
configuration
C DUT
DS
+
Lpar
SIGBT
Dprotect
LS
FWD
Lload SC 2
VDC
(b) Simplified single-chip SC 1/SC 2 circuit
Figure 4.24: Simplified snubber circuits
100
4.3 Short-Circuit Behaviour in Circuits with di/dt Snubber
Table 4.3: Conditions for short-circuit investigations with diC/dt snubber
Parameter Value for single chip Value for PPI
VDC 770V to 3 kV
Lpar 9.5µH 200 nH
LS 55 µH 1.2µH - 2 µH
RG 110Ω 2.6Ω
RG,soft o↵ 400Ω not defined
LG 1.2µH ⇡ 30 nH
T 25  C
Measurements
As initial measurement, Figure 4.25 shows a typical SC 1 behaviour recorded
at the above mentioned conditions without applied diC/dt snubber. The
changed waveforms with snubber are shown in Figure 4.26. During short-
circuit turn-on, the snubber inductance has a higher voltage drop across
itself and reduces the turn-on diC/dt. VCE is lowered considerably, even down
to the VCE,sat level when a small VDC is applied. Although the complete
short-circuit time is prolonged, the losses are almost the same as in the
measurements without snubber. This special type of short circuit is very
similar to a SC with high inductance in general, described in [CCA00], [PE11]
or [BY11].
Following from Figure 4.24(b), the IGBT voltage during turn-on can be
calculated with (voltage across SIGBT neglected):
VCE = VDC   VLS   VLpar (4.9)
and
VCE = VDC   (LS + Lpar) · diC
dt
. (4.10)
In diﬀerence to the measurement without snubber, a VCE-desaturation pro-
cess becomes visible in Figure 4.26 at 10 µs. At this point, CGC is large and
the feedback can be observed in the IG waveform. Higher negative gate cur-
rents are measured when the snubber is applied. Due to this, the SC 1 with
snubber can cause higher gate voltages during turn-on and higher values of
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Figure 4.25: Single-chip SC 1 at 2.5 kV without snubber circuit
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Figure 4.26: Single-chip SC 1 at 2.5 kV with snubber circuit
ISC,peak, especially when the VGE-clamping (e.g. suppressor diode) is weak.
In general, the realisation of a strong gate-clamping is more diﬃcult for a
large press-pack IGBT. Again, the size of LG becomes more important and
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LG ⇡ 5.3 µH, diﬀerent second M1 chip as in the measurements
above (lower IC,sat)
the probability of a self-turn-oﬀmechanism increases, see STO section above.
By default, the PPI uses a coaxial gate wire (LG ⇡ 130 nH). If this size is
scaled to the single chip, the SC 1 behaviour with applied snubber is more
critical and unstable, see Figure 4.27. STO mechanisms in connection with
high VCE overvoltages can be observed. Even destructions at single chips
occurred under these conditions. To avoid this strongly dynamic behaviour,
the original press-pack gate wire was replaced by a very low-inductive con-
nection with an overall inductance of approx. 30 nH. With this value, the
SC 1 with snubber has the smooth behaviour as in Figure 4.26.
However, apart from the more pronounced VCE-desaturation, the saturated
current IC,sat during the short circuit is very important, especially ISC,peak.
After the short-circuit turn-oﬀ the stored energy of LS, which is determined
by IC,sat, will charge the clamp capacitor to a certain value, see circuit in
Figure 4.24(a). If STO mechanisms with reduced IC,sat occur during short
circuit, the initial current in LS is hardly lowered. Therefore, ISC,peak is
important. CS must have a larger capacitance to keep the voltage below the
rated blocking voltage of the IGBT, if ISC,peak is high. Hence, a limitation of
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the short-circuit current and a fast detection is advantageous. The ideal CS
overvoltage can be calculated with the help of the stored energy of LS with
WLS =
1
2
· LS · IC,sat2, (4.11)
which is equal to the transferred energy to the capacitor CS with
WCS =
1
2
· CS · V 2. (4.12)
Not considering the discharge circuit (RS and Lpar2), the maximum voltage
across the clamp capacitor VCS,max after turn-oﬀ can be calculated with:
VCS,max = VDC + V
= VDC +
s
LS · IC,sat2
CS
. (4.13)
When a discharge circuit is used, the maximum capacitor voltage will be
reduced. Therefore the discharging process of the capacitor has to be con-
sidered with
v(t) = V0 · exp
✓
  t
⌧
◆
=  V · exp
✓
  t
RS · CS
◆
. (4.14)
Following from the ideal resonant circuit between LS and CS, the voltage
across CS has its maximum at T/4 with
T = 2⇡
p
LS · CS. (4.15)
Then, v(T/4) is
v(T/4) =  V · exp
✓
 
p
LS · CS · 2⇡
RS · CS · 4
◆
=  V · exp
 
 
r
LS
CS
· ⇡
2RS
!
. (4.16)
Since the resonant circuit is not ideal and the charging and discharging pro-
cess are not independent of each other, the approach with T/4 is not match-
ing. Hence, a fitting parameter k is introduced which was derived from circuit
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simulations. Finally, the maximum CS overvoltage (VCS,max,R) considering
the discharge path with RS can be estimated with:
VCS,max,R ⇡ VDC + IC,sat ·
r
LS
CS
· exp
 
 
r
LS
CS
· ⇡
kRS
!
, (4.17)
where k = 5.5 for 0.2Ω < RS < 10Ω.
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Figure 4.28: SC 1 press-pack IGBT measurement with CS charging,
VGE,ext ⇡ 12,5V
Measurements at complete press-pack IGBTs with full applied snubber
circuit (Figure 4.24(a)) are shown in Figure 4.28. A reduced external gate
voltage of approx. 12.5V was applied in order to protect the IGBT from too
high voltages at CS. The turn-oﬀ overvoltage of the IGBT and the follow-
ing CS charging process can be seen in both measurements. At an applied
DC-link voltage of 770V VCE is reduced almost to the VCE,sat level, Fig-
ure 4.28(a). The short circuit is turned oﬀ (to↵) before the IGBT reaches the
static short-circuit phase. Hence, the SC losses are very small. At VDC = 3 kV
in Figure 4.28(b) the voltage across CS reaches already 4.3 kV. Especially for
low-voltage IGBTs, high applied voltages after turn-oﬀ can be critical and
lead to thermal runaway. Therefore, it is necessary to adjust CS to a suﬃcient
value or to adjust IC,sat by lowering VGE during the short circuit. The mini-
mal value for VGE during SC is determined by the maximum load current of
the IGBT plus IRRM of the free-wheeling diode (IC,max). At the maximum
operating temperature IC,sat is not allowed to be lower than IC,max.
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Figure 4.29: Single-chip SC 2 at 2.5 kV without snubber circuit
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Figure 4.30: Single-chip SC 2 at 2.5 kV with snubber circuit
In contrast to the SC 1, the SC 2 behaviour becomes less critical when
a diC/dt snubber is applied, compare Figures 4.29 and 4.30. The turn-on
diC/dt with snubber is reduced. A steeper diC/dt leads to a faster desat-
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uration process and higher dvCE/dts. As result, the negative gate current
in Figure 4.29 is over twenty times higher than in the SC 1 measurement
in Figure 4.25. A STO process with overvoltages up to 4.4 kV follows. The
measurement in Figure 4.30 is less critical and shows an almost ideal SC 2
behaviour. A STO mechanism with a zero current period can be suppressed
under the same conditions. But the behaviour can change, when a higher
value of LG is used, see Section 4.2.
Fast Short-Circuit Detection
As explained above, VGE should be reduced for the snubber case when a
short circuit is detected. This will reduce ISC,peak and the voltage across CS
after turn-oﬀ. Since VCE is significantly reduced during short-circuit turn-
on, a classical detection by VCE-desaturation method is too slow, to activate
a reduced VGE before ISC,peak occurs. Alternative detection methods are
compared in the measurement at a press-pack device in Figure 4.31. For a
better understanding, a normal IGBT turn-on with applied diC/dt snub-
ber was included in that figure, see dotted waveforms. At the beginning of
the short-circuit event and up to 11.8µs in Figure 4.31, a distinction be-
tween short circuit or normal turn-on is not possible. The VCE-desaturation
method can detect the short circuit not before t = 15.5 µs. The use of faster
detection methods can be taken into account. Alternative methods like the
measurement of the collector current with a Rogowski coil or the analysis
of the gate-voltage waveform act significantly faster. With the help of an
IC measurement, the short circuit can be detected at t = 11.8 µs, the point
where IC > Iload + IRRM, see blue dashed line. The second method of the
VGE-detection is discussed at Figure 4.31. The principle was also mentioned
in [LH07] and [PLH08]. Compared to the standard switching operation (DP),
the Miller plateau does not exist in the case of SC 1 because CGC has not
(or only slightly) to be charged. At a specific time after turn-on (e.g. 14µs,
dashed line) VGE is compared to a reference value which is slightly higher
than VGE during the Miller plateau (e.g. 13V). If the measured VGE is above
the reference value, a SC 1 can be detected before the rising of VCE. After
detection, VGE can be clamped to an appropriate value and some microsec-
onds later the IGBT can be turned oﬀ with a higher resistor RG,soft o↵ . It
has to be considered that the gate voltage during the Miller plateau is vary-
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Figure 4.31: Fast detection of a SC 1. Measurements at press-pack device,
VDC = 2.5 kV, VGE,ext ⇡ 13V, DP-double pulse
ing with IC, defined by the transfer characteristic and the transconductance
respectively:
gfs =
 IC
 VGE
    
VCE=const
, (4.18)
finally it holds
VGE,Miller =
IC
gfs
+ VTH. (4.19)
Therefore, the reference value must be defined for the highest possible load
current and IRRM. However, this detection method does not work for SC 2.
For SC 2 detection, the gate voltage has to be monitored for VGE > 15V.
The faster and more robust solution for SC 2 would be the IC-detection
method described in Figure 4.31. Also for SC 2, the short circuit is detected,
when IC > Iload(+IRRM).
It can be concluded that the short circuit with applied snubber circuit can
be withstood by the IGBT, when the external circuit is designed well (e.g.
size of CS) and a more intelligent short-circuit protection/detection is used.
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4.4 IGBT Short Circuit in the Parallel and
Series Connection
4.4.1 Parallel Connection
The given short-circuit capability of a single IGBT chip can degrade, if many
chips are connected in parallel (e.g. 42 chips in a large press-pack device).
Hence, this section describes the influence of gate-circuit and IGBT-related
asymmetries on the parallel connection under short-circuit condition. Es-
pecially under SC 2 even small asymmetries in the output characteristics
of paralleled IGBT chips reduce the short-circuit capability of the parallel
connection drastically. The investigations in this section were partially pub-
lished at EPE 2011 [BLJB11]. Preliminary studies were carried out in [Ole11].
In [MPR+02], investigations at low-voltage IGBTs deal with the same topic.
Parallel Test Circuit and Pre-Measurements
With the test circuit in Figure 4.32 and the clamp in Figure 4.33, up to
4 single M1 IGBT chips were measured in parallel. Four copper stamps
RG
DUTs
IC1
LG1 4, RG1 4
SIGBT
Dpp1
Lload
+
VDC
Lpar
IC2 IC3 IC4
GDU
VCE
VGE
IC
Figure 4.32: SC 1 and SC 2 test circuit with 4 paralleled IGBT chips
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common gate
connection
single-chip
wiring
symmetry
resistors
Rogowski
coil
Figure 4.33: Mechanical setup with twisted gate-emitter wires for each chip,
Rogowski coil at chip 4
contact the individual IGBTs, see Figure 4.33. The clamp was designed sym-
metrically to spread the load current evenly across the paralleled chips. The
current through the single chips was measured with a Rogowski coil, similar
to [BKS03]. To neglect scattering between diﬀerent coils, the same current
transducer was used for every single chip. Hence, after every short-circuit
shot the coil was attached to the next chip. An accurate FPGA pulse gener-
ator with a jitter smaller than 10 ns was used for the gate-pulse generation
and enabled a repeatable consistent measurement. The waveform of the total
current was recorded for every shot and was kept constant to ensure equal
switching transients. Defined artificial asymmetries (LG, RG) were installed
between the common gate connection point and the chip gate to simulate an
asymmetric gate wiring, see Figure 4.32. To minimize the parametric spread
between single IGBT chips (e.g. VTH), only chips from a single press-pack
device were used for investigation.
Before starting the investigations, the pressure dependence of the I-V char-
acteristic of single chips was measured, see Figure 4.34. As expected, the slope
of the characteristics at higher currents and especially the value of IC,sat is
pressure dependent. Between the applied pressure of 600N to 3.5 kN, IC,sat
varies by 20A for the M1 chip, see Figure 4.34(a). Scaled to the single chip,
a mounting force of 1.2 kN to 1.67 kN is defined by the manufacturer. In that
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range, IC,sat varies only by 10A for the M1 chip. Above 1 kN, the I-V char-
acteristic remains almost constant. At the rated current of 50A, the value of
VCE,sat is almost constant for all applied pressures. A root cause of the pres-
sure dependency can be found in a decreasing electrical-contact resistance
with higher pressure, see also [PBH+12] and [PLDH13]. The M2 chip shows
a similar pressure dependency, see Figure 4.34(b).
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Figure 4.34: Pressure dependency of I-V characteristic, VGE = 15V, T =
300K
Figure 4.35: Test of equal pressure distribution with pressure-sensitive paper
from Fuji. Picture taken from [Ole11]
Due to the pressure dependency, the same pressure (here ⇡ 2 kN) should be
applied to all single chips in the parallel connection to exclude asymmetries
resulting from the clamp construction. Figure 4.35 shows a measurement
with a pressure-sensitive paper, to proof that all chips are contacted with
a similar force. The pressure at the clamp was adjusted with the help of a
calibrated tension spring from ABB.
Before starting the dynamic short-circuit investigations, the I-V and trans-
fer characteristics of the paralleled single chips were recorded to reveal pos-
sible “natural“ asymmetries, see Figure 4.36. The I-V characteristic of chip
4 in Figure 4.36(a) shows the highest voltage drops and an earlier bending
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Figure 4.36: Static characteristics of investigated four-chip stack at 300K
recorded with Tektronix 371B. M1 chips from a press-pack de-
vice with newer date of manufacture, higher IC,sat as in Fig-
ure 2.30
into the saturated-current region. At same VGE, the IC,sat values of chip 4
are lower compared to the other paralleled chips, see transfer characteris-
tic in Figure 4.36(b). Both lead to a lower current in short-circuit mode.
However, conclusions about the dynamic short-circuit behaviour cannot be
drawn. The measurement range of the curve tracer is completely diﬀerent as
for the short-circuit case. Furthermore, charging processes of IGBT capaci-
tances are not considered.
Once the chips are measured dynamically, the use of symmetry resistors
(RG,1 4) in the single gate wires of each chip is necessary. Small chip-internal
or external resistors are used to damp oscillations between the gate-circuit
loops of the chips, see dashed and solid arrows in Figure 4.37 and [MZE11].
The M1 chip uses 1Ω as internal gate resistor. Within the press-pack de-
vice a special gate-control board is applied, described in [ODM+03], which
uses additional symmetry resistors and reduces/symmetrizes the single-chip
gate inductances. If these symmetry resistors are too small (e.g. 2.2Ω), large
oscillations with high frequencies are observed during short circuit in Fig-
ure 4.38. Looking at the sum of the collector currents, no oscillations would
be detected. To avoid this critical behaviour, 4.7Ω were built into the single
chip-gate wires, see RG,1 4 in Figure 4.37. Since the internal gate resistor
for the M2 IGBT chip is significantly higher (5Ω, datasheet value), no ex-
ternal symmetry resistor was necessary for multi-chip SC measurements, see
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RG1
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collector current on
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auxiliary
emitter
IGBT chip
RG2
RG3
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LG1
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LG3
LG4
RG,int 1
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CGE1
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CGE4
LE1
LE2
LE3
LE4
GDU
VGE
IG
influence
of CGC
VGE,int 4
Figure 4.37: Possible oscillating circuits between paralleled chips
Figure 4.8. The symmetry resistors will also influence the chip-gate voltage
VGE,int. Depending on the direction of IG, VGE,int can be calculated with
IG > 0 : VGE = VRG + VLG + VRG,int + VGE,int + VLE (4.20)
! VGE,int = VGE   VRG   VLG   VRG,int   VLE
or
IG < 0 : VGE =  VRG   VLG   VRG,int + VGE,int + VLE (4.21)
! VGE,int = VGE + VRG + VLG + VRG,int   VLE .
Especially for SC 2, a high IG can flow out of the chip gate and increase the
influence of RG,1 4, see section about STO.
As before, the common gate resistance was scaled from the real converter
application. However, to increase diC/dt for short-circuit turn-on, the par-
asitic inductance was adjusted as small as possible for the four-chip con-
stellation, see Table 4.4. Mainly four paralleled M1 chips were tested. VGE
was measured at the common gate connection point of the chips, see Fig-
ure 4.37. Twisted and stranded wires were used to connect the gate unit to
the single-chip gates and the auxiliary emitters. The values of RG,1 4 (4.7Ω)
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Figure 4.38: Oscillations during SC 1 due to small symmetry resistors
(VDC = 1 kV, RG,1 4 = 2.2Ω), oscillation frequency: 12.5MHz
and LG,1 4 (0 nH) were equal for the initial investigation. It has to be con-
sidered that for this case the parasitic gate inductances of the single twisted
gate-emitter wires are still present, see single-chip wiring in Figure 4.33.
Table 4.4: Test conditions for short circuit with paralleled chips
Parameter 4 Chip 2 Chip
VDC 500V to 3 kV
Lpar 750 nH 1.5µH
RG,on 31.5Ω 58Ω
RG,o↵ 250Ω 500Ω
RG,1 4 4.7Ω 4.7Ω
LG,1 4 0 0
LG (common) 30 nH 30 nH
T 25  C
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SC 1 Measurements
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Figure 4.39: 4-chip SC 1 measurement without artificial asymmetries at 2 kV
First investigations were done under SC 1 conditions without artificial
asymmetries, see Figure 4.39. Chip 4 deviates most from the other three
chips. A higher ISC,peak, a lower IC,sat during the static short-circuit phase
and a faster turn-oﬀ is observed for chip 4. The IC waveforms of chip 1 to
3 are relatively similar to each other. The lower IC,sat value after turn-on
and the faster turn-oﬀ of chip 4 can be directly linked with the transfer
characteristic in Figure 4.36(b). Chip 4 shows lower saturation currents for
the same applied VGE. Since the short-circuit current is defined by each chip
itself (like a parallel connection of single current sources), the faster turn-oﬀ
of chip 4 is not problematic. This is diﬀerent to the normal turn-oﬀ, where the
last conducting chip is the most stressed chip. The steeper turn-on diC/dt of
chip 4 cannot be explained with the static characteristics since no charging
processes are considered, e.g. charging of CGE or CGC. Reasons for faster
turn-on may result from smaller internal gate resistors, diﬀerent values of
the IGBT capacitances or minor asymmetries in the parallel connection. A
gate-charge measurement of the IGBT input capacitances Cies revealed a
slightly smaller capacitance for chip 4. Nevertheless, it is interesting that
the chip with the flattest slope (highest VCE,sat) in the output characteristic
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shows the fastest short-circuit turn-on and the chip with the lowest VCE,sat
(chip 2) shows the slowest turn-on.
In a next step, diﬀerent symmetry resistors and individual gate inductances
were applied to the parallel connection to force asymmetric conditions. These
asymmetries were built into the single-gate connection of chip 4, the chip
with the highest “given“ deviations. In Figures 4.40(a) and 4.40(b) only the
collector currents of chip 4 are compared, the other currents were not influ-
enced. With a reduced symmetry resistor at chip 4 (4.7Ω! 2.2Ω), a slightly
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Figure 4.40: SC 1 at 2 kV with artificial asymmetries at chip 4
steeper diC/dt and a higher ISC,peak is observed, see Figure 4.40(a). The rea-
son for that is resulting from the reduced switching-time constant ⌧ = R ·C.
However, the influence of an asymmetric symmetry resistor is rather small,
the common RG,on at the gate unit is dominating. In Figure 4.40(b) an ad-
ditional LG of 100 nH was applied to chip 4. This could be the case for a
poor gate wiring or for a chip located at the border area of a device housing
(PPI, power module). As in Figure 4.40(a), only small deviations from the
reference behaviour could be observed. The investigations in the STO Sec-
tion 4.2 demonstrated that 100 nH additional LG is still relatively small for
a single chip.
SC 2 Measurements
Since VGE is strongly influenced during SC 2, the dynamic current imbalances
should be more pronounced at this short-circuit condition, see [MPR+02].
Due to the necessary symmetry resistors (4.7Ω), the chip-gate voltage VGE,int
can become higher than the measured gate voltage VGE at the common
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connection point, see Figure 4.37 and Equation (4.21). Hence, the chip-gate
voltage cannot eﬀectively clamped to the applied 15V level. Even at VDC =
500V, high ISC,peak values occur which correspond to a chip-gate voltage
clearly above the measured 16V in Figure 4.41. In that measurement, the
short circuit was turned oﬀ shortly after ISC,peak during the STO process.
To protect the IGBT chips from too high collector currents and destruction,
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Figure 4.41: 4-chip SC 2 measurement without artificial asymmetries at
500V. Diﬀerent paralleled chips (no. 5, 6, 7, 8)
the external gate voltage for the SC 2 4-chip measurements was reduced to
11V. This should not influence the fundamental behaviour.
Again, the first reference measurement shows a SC 2 behaviour without
artificial asymmetries, see Figure 4.42. The short-circuit event occurs at 1 µs
and at about 8µs the gate unit is actively turned oﬀ. As for SC 1, chip 4 shows
the steepest turn-on diC/dt, the highest ISC,peak and turns oﬀ as fastest. A
STO mechanism occurs after 3µs which is intensified by the smaller applied
VGE = 11V. The gate unit has charged VGE above VTH again at 5µs. The
subsequent SC 1 is similar to the SC 1 measurements above (Figure 4.39),
only the value of IC,sat is reduced. As soon as VCE desaturates at 2.9 µs,
some kinks/oscillations in the IC waveforms of the single chips can be ob-
served. The reason for this behaviour is the diﬀerent VCE-desaturation time
of the single chips. The chip who desaturates first determines the further
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Figure 4.42: 4-chip SC 2 measurement without artificial asymmetries at 2 kV
and VGE = 11V
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Figure 4.43: Explanation of SC 2 turn-on oscillations
course of VCE for the parallel connection. So the other chips have to increase
their IC to move to the VCE value of the desaturating chip, see schematic
drawing in Figure 4.43. The feedback of CGC during the desaturation phase
is another factor which influences the turn-on oscillations. This behaviour is
not detected when only the sum of the currents is measured, see Figure 4.42.
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The influence of asymmetric symmetry resistors and gate inductances is
shown in Figures 4.44 and 4.45. Artificial asymmetries have a greater impact
on the SC 2 behaviour than on the SC 1 behaviour, especially when diﬀerent
symmetry resistors are used, Figure 4.44. A larger symmetry resistor of 6.8Ω
in the gate wire of chip 4 results in a significant higher ISC,peak up to 730A
at 2.9µs. At the same time, the measured VGE is almost the same as in the
measurement without asymmetries in Figure 4.42. However, the negative
gate current, caused by the VCE-desaturation, flows through the enlarged
symmetry resistor and leads to a higher chip-gate voltage VGE,int and IC,sat,
see Equation (4.21). Chip 4 in Figure 4.44 is more stressed during short-
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Figure 4.44: SC 2 at 2 kV with artificial asymmetries at chip 4, RG,4 = 6.8Ω,
VGE = 11V
circuit turn-on and STO and will probably fail first in the parallel connection
when higher DC-link voltages and gate voltages are applied. The subsequent
behaviour in Figure 4.44 is similar to that one without artificial asymmetries.
After desaturation, the dvCE/dts are smaller and thus the impact of gate-
circuit asymmetries. Again, oscillations occur at the SC 2 turn-on. Chip 2
seems to be the chip who desaturates first, see explanation above.
An additional gate inductance in the gate wire of chip 4 (LG,4 = 100 nH)
shows less influence, Figure 4.45. Compared to Figure 4.42, only small devi-
ations in the current waveforms are observed. As in the SC 1 measurements,
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Figure 4.45: SC 2 at 2 kV with artificial asymmetries at chip 4,
LG,4 = 100nH, VGE = 11V
100 nH individual gate inductance for a single chip is too small to have a
greater impact on the SC 2 behaviour.
A destructive SC 2 measurement of two diﬀerent paralleled M1 chips (9
and 10) is shown in Figure 4.46. No additional asymmetries have been ap-
plied and the external gate voltage was set to 15V. During the desaturation
process, chip 9 shows a distinct higher ISC,peak as chip 10, although VGE
of both chips is equal at the common measurement point. As consequence,
chip 9 is destructed at the following STO and shows a typical STO failure
pattern, see Section 4.2 and third picture in Figure 4.6. This SC 2 measure-
ment demonstrates that already small given deviations in the static charac-
teristics between IGBT chips can weaken the complete parallel connection
significantly and even lead to single-chip destruction.
It can be concluded that asymmetries in the parallel connection aﬀect
particularly the more dynamic SC 2 behaviour. Especially during SC 2 de-
saturation they can lead to critical current imbalances and diﬀerent values
of ISC,peak. Asymmetries in terms of diﬀerent symmetry resistors are most
critical. Furthermore, the resistors between the clamping element and the
chip gate should be as small as possible to prevent high chip-gate voltages
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Figure 4.46: Destructive SC 2 event at 1.5 kV, Lpar = 3.75 µH, (2-chip con-
stellation, chip 9 and chip 10)
and high ISC,peak. However, they should be large enough to suppress high-
dynamic and large current oscillations under short circuit.
4.4.2 Series Connection
In 3-level converters (structure explained in [NTA81]) short circuits of IGBTs
connected in series can occur when a device fails. A possible short-circuit
path is pictured in Figure 4.47. If a device at the position T3 has been
destroyed accidentally (e.g. cosmic ray failure of D3, commutation failure
implausible), T1 and T2 can be exposed to a short circuit, see also [JR11]
and case 1 in Figure 4.47. A more likely short-circuit situation is resulting
from a commutation failure. This can be the case if T1 and T2 are conducting.
Then, T1 is turned oﬀ and the current commutates from T1 and T2 to D5
and T2 (from + to N). Now it is assumed that T1 is destroyed due to a
turn-oﬀ failure, case 2 in Figure 4.47. T3 is turned on after a dead time. A
short-circuit path as shown in Figure 4.47 is the result. This situation leads
to a SC 2 event for T2 and a SC 1 event for T3, additionally D6 is conducting.
Following from Figure 4.47, the series connection of the IGBTs is exposed
to VDC/2, e.g. 3 kV for two 4.5 kV IGBTs. This is also the condition for the
following investigation.
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The interesting question for the protection of the IGBTs and a robust
short-circuit detection with VCE-desaturation method is, how the voltage
across the IGBTs will be distributed during short circuit.
C
+
T1
N
C
-
AC out
T2
T3
T4
D5
D6
case 1
D4
D2
D1
D3
case 2
case 1 ! short circuit across T1, T2 and D6
case 2 ! short circuit across T2, T3 and D6
VDC
2
VDC
2
Figure 4.47: Possible short-circuit path within 3-level NPC (neutral-point
clamped) topology
Measurement Setup
Short-circuit measurements at IGBTs connected in series were performed
at the single-chip test bench with the circuit configuration in Figure 4.48.
The applied voltage VDC in this circuit corresponds to the voltage VDC/2 in
Figure 4.47. The high-side IGBT can be used to ramp up a load current.
The low-side IGBT is used to trigger the short circuit and to short the
load (short-circuiter). In the pictured case, DUT 1 is operating under short-
circuit type 2 condition and DUT 2 under type 1 condition. Regarding the
3-level topology, this would be the case, if T2 drives a load current (from
N to output), T1 fails during turn-oﬀ and T3 turns on after a dead time,
see case 2 in Figure 4.47. The investigations were done with and without
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VDC
Lpar
DS
LS
Lload
SIGBT
Dpp2
DUT 1
DUT 2 FWD
+
GDU 2
GDU 1
IC,high side
IC,low side
Figure 4.48: Measurement circuit for investigations on short-circuit be-
haviour of in series connected IGBTs
applied snubber inductance LS. As explained in Section 4.3, ISC,peak should
be as small as possible for the snubber case. Hence, measurements with
applied VGE-clamping (VGE,clamp = 12V) at the short-circuiter IGBT were
also investigated. M1 chips were used as test devices. Again, the test-circuit
parameters were mainly scaled from a common converter application, see
Table 4.5. 10 µs after ISC,peak, both IGBTs were turned oﬀ at the same time.
For the 3-level topology, the outer IGBT has to be turned oﬀ first. If not,
the inner IGBT (e.g. T2) can be exposed to twice the DC-voltage (e.g. 6 kV).
Since the actual load current at the onset of short circuit is very important
for the desaturation behaviour and the voltage distribution, its value was
varied.
At first, the I-V characteristic of the tested IGBTs was measured at Tek-
tronix 371B, see Figure 4.49. Chips from the same press-pack device were
used. They were chosen to have a maximum diﬀerence in IC,sat. This would
be the worst scenario for the series connection. DUT 1 has a significant higher
IC,sat as DUT 2. If they are turned on into a SC 1 at once and with the same
VGE, DUT 2 would start with VCE-desaturation. Considering the complete
press-pack device, the diﬀerent IC,sat values of the single chips will sum up
to an average value.
For the measurements, two 4-channel oscilloscopes were synchronized to
record the waveforms of both DUTs at the same time. VCE, VGE and IC were
measured, at the high-side switch also IG. In the following measurements,
black waveforms represent the high-side IGBT and red ones the low-side
IGBT (short-circuiter).
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Table 4.5: Test conditions for short-circuit measurements at series connected
IGBTs
Parameter Value
VDC 2 kV to 3 kV
Lpar 7.75µH
LS 49 µH
RG,on 108Ω
RG,soft o↵ 400Ω
LG 1.2µH
VGE,clamp 12V
FWD Infineon 6.5 kV/200A
T 25  C, 85  C
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Figure 4.49: I-V characteristic of tested M1 IGBTs at 300K
Measurements with Snubber Inductance
Figures 4.50 and 4.52 show measurements with applied LS at the minimum
load current (0A). The short-circuit currents at both IGBTs rise at the same
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time, 4µs in Figure 4.50. Furthermore, both IGBTs carry the same short-
circuit current and two-thirds of VCE are across DUT 2. The reason for
the observed voltage distribution can be explained at Figure 4.51. IC,sat of
DUT 2 is smaller as for DUT 1. Therefore, the voltage across DUT 2 must be
higher at the common short-circuit current (ISC). Such a voltage distribution
leads to lower deposited short-circuit energy WSC and relieves both IGBTs
(holds for the case V = VDC/2 = 3 kV in Figure 4.47). For the 0A case, the
high-side IGBT (DUT 1) is blocking VDC before both IGBTs are turned on
simultaneously and the short-circuit current is rising at 4 µs in Figure 4.50.
This could be the reason why DUT 1 is earlier desaturating although IC,sat
for this chip is higher. DUT 1 is still in the turn-on process. In contrast,
DUT 2 is instantly flooded with charge carriers when the short circuit occurs,
see also internal behaviour during SC 2 desaturation in Figure 4.14. If the
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Figure 4.50: Short circuit at 3 kV, Iload = 0A, red curve b= low-side IGBT
positions of the IGBTs are swapped, the principal behaviour and the voltage
distribution is maintained, see Figure 4.52. Again the high-side switch (DUT
2) is desaturating at first (now even earlier at 9.5µs) and VCE is higher as
for DUT 1 during short circuit.
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DUT 1
DUT 2
IC
VCE
ISC
1 kV 2 kV
Figure 4.51: Exemplary VCE distribution for Iload = 0A (current rises
simultaneously)
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Figure 4.52: Short circuit at 3 kV, Iload = 0A, swapped position of DUT 1
and DUT 2, red curve b= low-side IGBT
The voltage distribution changes for higher load currents as can be seen in
Figure 4.53. Since the free-wheeling diode is in blocking mode when the short
circuit is triggered, the pre-adjusted load current is added as oﬀset to the
short-circuit current of the high-side switch (here: DUT 1). Although IC,sat
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Figure 4.53: Short circuit at 3 kV, Iload = 125A, red curve b= low-side IGBT
(short-circuiter)
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Figure 4.54: Short circuit at 3 kV, Iload = 125A, swapped position of DUT
1 and DUT 2, red curve b= low-side IGBT (short-circuiter)
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of DUT 1 is higher, the large load-current oﬀset leads to a clear desaturation
at this IGBT. However, the desaturation situation is not very well because
at the turning-on IGBT VCE is not increasing. The short-circuit detection
method by VCE-desaturation is not useful. For this case, a detection with
the help of the collector current would be more feasible. Both IGBTs are
turned oﬀ at the same time. The low-side IGBT (DUT 2) turns-oﬀ earlier
since Iload is not part of its collector current. As soon as DUT 2 is in oﬀ-state
at 20µs in Figure 4.53, the free-wheeling diode can turn on due to the high
voltage across DUT 1 (VCE,DUT1>VDC). A forward-recovery behaviour with
a turn-on voltage VFWD occurs between 20 µs and 25µs in Figure 4.53. The
low-side IGBT is exposed to a voltage in the reverse direction, VCE =  100V
can be measured. This corresponds to the reverse-breakdown voltage of the
M1 IGBT in Figure 2.37. The IGBT clamps VFWD to 100V and a negative
current is observed in the collector-current waveform of DUT 2.
The voltage distribution remains similar, if the DUTs are swapped, see
Figure 4.54. However, a STO mechanism is observed. The gate voltages of
the DUTs are more influenced as in Figure 4.53, see also feedback on the
measured IG. The reason can be found in a steeper VCE-desaturation for
DUT 2 at 9 µs.
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Figure 4.55: Short circuit at 3 kV, Iload = 50A, swapped position of DUT 1
and DUT 2, VGE = 12V for DUT 1, red curve b= low-side IGBT
(short-circuiter)
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Figure 4.56: Short circuit at 3 kV, Iload = 125A, swapped position of DUT 1
and DUT 2, VGE = 12V for DUT 1, TDUT2 = 85  C, red curveb= low-side IGBT (short-circuiter)
In a next step, measurements with applied gate-clamping at the short-
circuiter IGBT (VGE = 12V) were performed. The clamping is helpful for
the snubber short circuit, see Section 4.3. Typically, the clamped turn-on
should lead to a definite desaturation. If DUT 2 is the low-side switch, the
desaturation behaviour is for all conditions occurring in practice clear (e.g.
diﬀerent temperatures, Iload). In every case, the complete VDC drops across
DUT 2 and the VCE-desaturation method works. Therefore, the measure-
ments with VGE-clamping in Figures 4.55 and 4.56 focus on the short cir-
cuit for DUT 1 (higher IC,sat) as low-side switch. For Iload = 50A, DUT
1 is clearly desaturating, DUT 2 takes up no voltage during short circuit.
Even after short-circuit turn-oﬀ, VDC drops completely at DUT 1. Despite
the turn-oﬀ signals were set at the same time, DUT 2 cannot turn-oﬀ be-
fore VCE,DUT2   VDC at 32 µs in Figure 4.55. During that time, Iload is
rising further. Unfortunately, the clear desaturation situation is blurred, if
the junction temperature of the high-side switch (DUT 2) is high or if Iload
is increased, see Figure 4.56. At 60K temperature diﬀerence between both
IGBTs and Iload = 125A, also DUT 2 desaturates at 10µs. This can lead to
a disturbance in the VCE-desaturation measurement. As mentioned, a short-
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circuit detection with the help of the collector current is more robust. The
adjusted  T of 60K is a worst case for the investigated 3-level topology.
Measurements without Snubber Inductance
For completeness, measurements without snubber inductance are shown in
Figures 4.57 and 4.58. Since diC/dt is steeper as in the measurements with
LS, a more critical and steeper dvCE/dt occurs in Figure 4.57. This results in
a more pronounced STO mechanism with a zero-current period for DUT 2.
Since Iload has to be conducted by DUT 1, most of VDC drops at it. A short-
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Figure 4.57: Short circuit at 3 kV, Iload = 50A, red curve b= low-side IGBT
(short-circuiter)
circuit detection by VCE-desaturation method can be disturbed. If the VGE-
clamping is applied to the low-side short-circuiter IGBT, the complete VDC
drops across DUT 2, see Figure 4.58. Another positive eﬀect is the suppressed
STO. DUT 1 is exposed to a SC 2 without VCE-desaturation. This leads to
a very clear and favourable short circuit in the series connection.
Finally, the main aspects of the short circuit of in series connected IGBTs
can be concluded:
The I-V characteristic of the IGBTs is determining the VCE distribution
during SC, especially when the load current at the onset of short circuit
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Figure 4.58: Short circuit at 3 kV, Iload = 50A, VGE = 12V for DUT 2, red
curve b= low-side IGBT (short-circuiter)
is small. Iload, the starting temperature and the self-heating during short
circuit influence the VCE waveforms strongly.
Due to unclear and changing desaturation situations, the short-circuit de-
tection by a measurement of VCE can be disturbed. For this case, a collector-
current measurement is more robust. Furthermore, a short-circuit turn-on
with reduced and clamped VGE ensures in most of the cases a defined short-
circuit situation.
4.5 IGBT Behaviour during Fast SC Turn-Oﬀ
SC 1 Turn-Oﬀ Measurements
The measurements in this thesis show that the IGBT is able to clamp the
VCE voltage to a certain value at short-circuit turn-oﬀ or STO despite a very
low gate turn-oﬀ resistor in combination with a high parasitic inductance
is applied. Furthermore, a specific voltage shape occurs for diﬀerent RG,o↵
and switching conditions, which is similar to a snap-oﬀ behaviour. How-
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ever, the mechanism behind this snap-oﬀ is not comparable with a snappy
behaviour of a pin-diode or an IGBT where an abrupt extraction of the re-
maining charge carriers occur, explained in [Lut02] and [OSO+06]. In the
case of short circuit, no high charge-carrier plasma is present and the elec-
tric field typically spreads already across the complete base. Hence, in this
section a detailed analysis of the process during fast short-circuit turn-oﬀ
is given. Unfortunately, this clamping mechanism can become unstable and
lead to device destructions, which cannot be connected with an overvolt-
age failure mode. Simulations support the analysis and explain the root
cause of found destructions with a current filamentation. Other publica-
tions are mostly focusing on filamentation during the steady-state phase of
the short circuit [KRS+09], [Kop10] or on filaments during normal turn-
oﬀ [RSPP02], [RFN+11]. This section will only focus on the short-circuit
turn-oﬀ. The investigations on that topic were started in [Bho13]. Partially,
the findings were already published at ISPSD 2013 [BBLJ13a].
The following SC 1 measurements were performed at the single-chip test
bench. Only M1 IGBT chips were used as DUTs. The test parameters are
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Figure 4.59: IGBT destruction during short-circuit turn-oﬀ. VDC = 3 kV,
Lpar = 7.75 µH, LS = 55µH, RG,o↵ = 300Ω, T = 400K
listed in the respective figure caption. The practical double-pulse measure-
ment with a short-circuit destruction in Figure 4.59 was the motivation for
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this investigation. The process starts with a standard IGBT turn-on with
applied snubber inductance LS at 6 µs. After that, the free-wheeling diode
is destroyed during its reverse-recovery phase at 9.5µs. Consequently, the
IGBT is exposed to a SC 2 event and IC rises to the value of IC,sat. Un-
fortunately, the measurement range of the used Rogowski coil was exceeded
between 14 µs and 18µs. The gate unit turns oﬀ the IGBT at 16 µs. Dur-
ing the falling egde of IC, the IGBT is destroyed at 23.5µs. VCE is clamped
to 4.7 kV. To recapitulate the VCE waveform and clamping, further SC 1
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Figure 4.60: Short-circuit behaviour at diﬀerent large RG,o↵ . VDC = 3 kV,
Lpar = 9.6 µH, T = 300K
single-chip measurements were done, see Figures 4.60 and 4.61. At first,
relatively high values of RG,o↵ were applied. The maximum occurring VCE
turn-oﬀ voltage is still increasing with reduced RG,o↵ , see Figure 4.60. As ex-
plained above, a specific turn-oﬀ voltage shape is observed. Shortly before IC
is reaching the zero-current level, diC/dt is increasing and a high VCE-peak
occurs. If RG,o↵ , or actually RG,soft o↵ is reduced to very small values for
a single chip in Figure 4.61, the maximum VCE voltage at turn-oﬀ VCE,max
is not further increasing. VCE is clamped to 4.5 kV, only the shape is chang-
ing. During fast turn-oﬀ, the diC/dt is limited by dynamic avalanche, similar
to the SSCM (Switching-Self-Clamping-Mode), explained in [RKE+04]. The
largest diﬀerence between SSCM and short-circuit clamping is the absence
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of a charge-carrier plasma. The calculation of the clamped VCE in Equa-
tion (4.8) [HFM+05] holds for the measurements as well as the simulations.
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Figure 4.61: Short-circuit behaviour at diﬀerent small RG,o↵ . VDC = 3 kV,
Lpar = 7.3 µH, T = 300K
Turn-Oﬀ Simulation
To investigate the internal IGBT behaviour, device simulations with the con-
structed half-cell IGBT model were performed. The isothermal simulations
in Figures 4.62 and 4.63 can almost reproduce the measured voltage and
current waveforms, especially the 150Ω and 300Ω characteristics show a
similar behaviour. By the way, it has to be considered that the CGE to RG
ratio is diﬀerent for the model. Also the “snap-oﬀ“ shortly before reaching
the zero-current level could be traced, e.g. 150Ω curve at 14µs. As in the
measurements, VCE,max rises hardly at a specific low RG,o↵ , see Figure 4.62
below 150Ω. The oscillations in the VCE waveform after turn-oﬀ are also
observed in the measurement. In the simulation, they can only be caused
by the resonant circuit between the junction capacitance CCE and the par-
asitic inductance Lpar. In practice, the damping of the resonant circuit is
stronger and parasitic capacitances will add. From the simulated turn-oﬀ at
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Figure 4.62: Simulated short-circuit behaviour at diﬀerent RG,o↵ . ↵pnp,high
half-cell model, VDC = 3 kV, Lpar = 10 µH
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Figure 4.63: Simulated short-circuit behaviour at diﬀerent RG,o↵ . ↵pnp,high
half-cell model
VDC = 3 kV in Figure 4.63(a) follows a oscillation frequency of 9MHz. With
the help of the resonance frequency, CCE can be calculated for Lpar = 10µH
with
CCE =
1
f2 · 4⇡2 · Lpar ⇡ 31.3 pF. (4.22)
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When VDC is only 1.5 kV, a frequency of 7.9MHz is observed in Figure 4.63(b).
In this case, CCE would be 40 pF. Following from the measured oscillation
in Figure 4.60, CCE is in the range of 100 pF (f ⇡ 4MHz). The oscillation is
triggered by the voltage step after VCE,max and the subsequent displacement
current through CCE. Hence, the amplitude of the oscillation can be reduced
with a higher RG,o↵ and a higher applied VDC, see Figures 4.60 and 4.63.
The simulated transient voltage waveform above can be described by the
static I-V characteristic of the respective IGBT model in Figure 4.64 which
was already described in Chapter 3. The clamped value of VCE during fast
short-circuit turn-oﬀ and the VCE peak, shortly before reaching the zero-
current level, can be found in the static characteristic at the breakdown
branch, see blue square in Figures 4.62 and 4.64. For VGE > 10V, VCE can-
not become higher than 4.25 kV. However, for small VGE (e.g. 9V) and small
collector currents, VCE can increase towards the static breakdown voltage
of 5.8 kV. When VGE falls below VTH, the electric-field shape and thus VCE
is mostly influenced by charge carriers generated by impact ionization. The
IGBT is operating in a NDR region between 150A and 0A. Current fila-
menation becomes possible and will be discussed in the next subsection. As
explained in Chapter 3, the breakdown and NDR behaviour can be con-
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trolled by ↵pnp. Higher VCE voltages are possible during SC turn-oﬀ with a
lower ↵pnp. Consequently, higher turn-oﬀ losses will be achieved. The com-
plete course through the I-V characteristic under fast short-circuit turn-oﬀ
condition is summarized in the schematic drawing in Figure 4.65. Point 1
overvoltage spike
IC
VCE
NDR region
VGE "
Clamping
region
Stability adjustment and
breakthrough
characteristic by ↵pnp
1
2
3
4
5
VDC
↵pnp#
Figure 4.65: Process during short-circuit turn-oﬀ in the static I-V-curve
belongs to a steady-state short-circuit phase before turn-oﬀ. When VGE is
lowered quickly, a high overvoltage is induced and the IGBT is operating at
point 2. At point 3, VCE is clamped. Generated electron-hole pairs reduce
the diC/dt. The stability of the clamping process can be adjusted by ↵pnp,
see also Figure 2.36 in Section 2.3.4. The NDR can occur already at point
3, if ↵pnp is small. Shortly before reaching the IC = 0A level, the IGBT is
operating at point 4. In this phase, most of the occurred destructions have
been found, see e.g. Figure 4.59. After successful turn-oﬀ, the IGBT blocks
the applied DC-link voltage, point 5.
The impact of diﬀerent bipolar current gains on the VCE course during
turn-oﬀ is explained in Figure 4.66. Resulting from the I-V characteristic
in Chapter 3, VCE,max at IC > 0 is higher for the ↵pnp,low IGBT, see tran-
sient waveforms in Figures 4.66(a) and 4.66(b). The “snap-oﬀ“ voltage peak
is less pronounced. Furthermore, the value of IC,sat and the turn-on process
are slightly diﬀerent. The electric-field shapes of both IGBT models are com-
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Figure 4.66: Comparison of ↵pnp,high and ↵pnp,low half-cell model during
short-circuit turn-oﬀ. VDC = 3 kV, RG,o↵ = 20Ω, Lpar = 10µH,
T = 300K, cut through p-well
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pared at the blue time points (1-3) in Figures 4.66(c) and 4.66(d). Before
turn-on, the fields behave as in the static case. Before turn-oﬀ, the fields
are strongly influenced by the free charge-carriers from the n-channel and
from the p-collector. Hence, ↵pnp shows its influence and the field shape of
the ↵pnp,low model is inverted, see also Chapter 3. During turn-oﬀ, the field
shapes are mostly influenced by charge carriers generated by impact ioniza-
tion. As can be seen directly at the charge-carrier densities in Figures 4.66(e)
and 4.66(f), the amount of holes is reduced for the ↵pnp,low model (in relation
to the electron density). At time point 3, the densities in front of the p-well
have been increased because the n-channel is already closed (VGE < VTH)
and strong impact ionization is present. Now, the complete hole current is
directly flowing through the p-well, see again Figure 3.19.
Filamentation and Destruction Processes
An isothermal simulation with the 4-cell ↵pnp,high model was performed (Fig-
ure 4.67), in order to investigate the eﬀects of found NDR branches in the
static I-V characteristic and to find the root cause of observed short-circuit
turn-oﬀ destructions. The applied DC-link voltage was set to 3.5 kV to force
an IGBT operation on the breakdown branch. Beside small VCE kinks at
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Figure 4.67: SC 1 of 4-cell model at VDC = 3.5 kV, Lpar = 10µH,
RG,o↵ = 30Ω, T = 300K
20µs, the transient waveforms have a similar shape as the 20Ω half-cell
simulation in Figure 4.62. For filamentation analysis, the total-current dis-
tribution at the beginning of the turn-oﬀ clamping phase (plot region) within
the 4-cell model is pictured in Figure 4.68. At 19.4 µs, the voltage across the
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Al
Al
Si
(a) 19.4 µs (b) 19.6 µs (c) 19.8 µs
(d) 20 µs (e) 20.2 µs (f) 22.8 µs (blue point
in Figure 4.67)
Figure 4.68: Forming of a single current filament during fast short-circuit
turn-oﬀ, see Figure 4.67. Top=emitter, bottom=collector, di-
mensions: 272 µm · 533 µm
IGBT is clamped to approx. 4.3 kV. As can be seen in Figure 4.68(a), the
n-channel is still open and electrons are injected. The current distribution
is homogeneous. At 19.6µs, the gate voltage is rapidly lowered. The chan-
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nel starts to close and the larger part of the hole current is already flowing
directly through the p-well (there is no more a reason for the holes to flow be-
neath the n-channel back to the emitter). At 19.8 µs, the current distribution
becomes inhomogeneous, because the IGBT is now operating more and more
within the NDR region of the output characteristic in Figure 4.64. No arti-
ficial inhomogeneities have been built consciously into the model to achieve
this behaviour. At 20µs, a single current filament has been formed. At this
position, a kink in the VCE waveform can be observed. The filament is pinned
at the third cell. Since the collector current is decreasing, the current density
in the filament is reduced, too, see time point at 22.8µs. If the simulation
conditions (e.g. Tstart, VDC, etc.) are changed, the position of the filament
moves to a diﬀerent cell. Thermal simulations show a filament movement
from cell to cell, see [Bho13]. Nevertheless, the filament movement in the
used IGBT model seems to be slower as for pin-diodes with a homogeneous
anode. Anode-side filaments in diodes can move within some 10 nanoseconds,
see [Bab11]. The IGBT model was cut at the third p-well at 20 µs for a more
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Figure 4.69: Internal IGBT behaviour at filament position (cut through third
p-well) at 20 µs in Figure 4.68
precise filament investigation, see Figure 4.69. High electric-field strengths
up to 300 kV/cm are observed at the p-well. A strong impact ionization oc-
curs at this position. Since the complete current is flowing directly through
the p-well, high electron and hole densities are achieved. The current density
has its peak (10.4 kA/cm2) at the transition from p-well to emitter metal-
lization. This density is already very high. A simulation with the ↵pnp,low
model showed a similar behaviour during fast short-circuit turn-oﬀ, only the
position and the absolute current value of the filament changes.
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The observed current filamentation during short-circuit turn-oﬀ can ex-
plain the failure pattern in Figure 4.70 (destructed IGBT chip from Fig-
ure 4.59). A small melted region can be found within the active area of the
chip which can result from high local current densities. Furthermore, it can-
not be excluded that the filament triggers a latch-up. As countermeasure,
a lower VDC, Active Clamping and a high RG,o↵ can help to suppress the
mentioned critical behaviour. However, the loss of energy during short-circuit
turn-oﬀ is significantly increased for high RG,o↵ and Active Clamping. Hence,
Figure 4.70: Failure pattern of destructed IGBT from Fig. 4.59. Left: emitter
side, right: collector side
a trade-oﬀ has to be found, especially for low-voltage IGBTs. In addition to
that, the IGBT itself can be adjusted to withstand high VCE voltages dur-
ing fast short-circuit turn-oﬀ. Suited buﬀers and ↵pnp can counteract NDR
regions.
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A strategy for symmetrizing a load short circuit with actively turned on
IGBTs is shown in this section. This implies that the IGBT is able to handle
surge currents in the range of 20 times the rated current. Hence, IGBT output
characteristics at very high collector currents and transient surge-current
measurements are presented. Excerpts of this investigation have already been
published at SSD 2012 [BLJB12].
5.1 Surge-Current Events in Converters
In converters with IGBT switches, all IGBTs are turned oﬀ in the case of a
semiconductor failure which can be induced e.g. by a cosmic-ray failure or a
diode failure during reverse-recovery process. Subsequent semiconductor fail-
ures and low-inductive DC-link short circuits with very high currents can be
avoided. However, current paths with and without DC-link capacitor can oc-
cur, already mentioned in [BEHN07], see red arrows in Figure 5.1 and states
in Table 5.1 (for simplicity, only one current direction per phase is mentioned
in the following descriptions). Especially in converters with press-pack de-
vices, the failure point (T1 in Figure 5.1) can be passed by the current in
both directions without igniting an arc. A negative current can also flow
through the free-wheeling diodes. Because of that, the pulse-blocking strat-
egy leads to an asymmetric short circuit of the load. Alternating torques at
the load are the consequence [GJK04], [Sch09], [MP09], which can lead to a
critical condition for the complete application (e.g. generator in a wind tur-
bine). To counteract this, specific IGBTs have to be turned on to symmetrize
the load’s short circuit. For a destructed semiconductor at the position T1,
the high-side switches T2 and T3 have to be turned on, see blue arrows in
Figure 5.2 and states in Table 5.1. On the other hand, T5 and T6 have to
be turned on in the case of a T4 destruction. Hence, all phases of the load
are shortened for all current directions by T1/D1, T2/D2 and T3/D3. Only
once a braking torque occurs, see [Mül90]. After the overcurrent event, the
converter is stopped. The described failure is an infrequent event.
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T1 T2 T3
T4 T5 T6
C
+ M
short circuit
Figure 5.1: Surge-current event at 2-level converter. Current path with DC-
link capacitor
Table 5.1: Possible current paths after semiconductor failure at position T1
current path status for load status for IGBT
T1, D2, D3 short circuit all pulses blocked
T1, D5, D6 no short circuit all pulses blocked
T1, T2, T3 short circuit T2, T3 on, IGBT surge-current case
T1 T2 T3
T4 T5 T6
C
+ M
short circuit
Figure 5.2: Surge-current event at 2-level converter. Turn-on of high-side
switches, three-phase symmetrical short circuit of the load
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For the described strategy, the IGBT has to conduct the respective short-
circuit current of the load, which is typically in the range of 10 to 20 times
the rated current of the IGBT. Unfortunately, an IGBT cannot withstand
such a surge-current pulse due to the current saturation characteristic of this
device. For power semiconductor devices like diodes and thyristors (GTOs,
IGCTs), the overcurrent capability is described by a peak current value for
a typical 10ms sine half-cycle and the i2t-value in the datasheet. In the
last years, much of eﬀort has been spent on improving the performance of
diodes at overcurrents, new semiconductor concepts have been developed
like the SPEED-concept [SSSM89], [PFN+11], [PFN+12] or the IDEE-
diode [BLS+10]. However, for IGBTs no reliable datasheet value or literature
is given which describes the capability of conducting very high currents.
Meanwhile, surge-current measurements at a low-voltage IGBT are shown
in [BKW12].
The key factor for suppressing VCE-desaturation and high losses at high
currents is the increase of the gate voltage, as the following investigations
show. To estimate the required gate voltage for the IGBT to withstand the
surge-current event, the current waveform for the occurring three-phase ma-
chine short circuit has to be calculated. As an example, two converters op-
-60
-40
-20
 0
 0  0.5  1  1.5  2  2.5  3Si
ng
le
-p
ha
se
 s
ho
rt
-c
ir
cu
it
 c
ur
re
nt
 in
 k
A
Time in s
Imax=50kA
(a) Complete behaviour
-200
 0
 200
 400
 600
 800
 0  0.2  0.4  0.6Su
rg
e-
cu
rr
en
t 
fo
r 
si
ng
le
 I
G
B
T
 c
hi
p 
in
 A
Time in s
Irat
(b) Surge-current event scaled for singleM1
IGBT chip. Red line - rated current
Figure 5.3: Phase-current waveform of three-phase short circuit of a syn-
chronous motor (2 converters in parallel, 12MW machine)
erate in parallel and drive a 12MW synchronous machine. The course of the
motor short-circuit current of one phase in Figure 5.3(a) was calculated with
the help of the equations given in the Appendix A.4 and the motor data in
A.5. As can be seen in Figure 5.3(a) (blue cross), an initial peak current of
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50 kA occurs at the synchronous machine. This peak-current value has to
be divided by two. Scaled to the single chip, the surge-current waveform in
Figure 5.3(b) can be derived. Initially, a peak current of 12 times the rated
current (600A) has to be conducted. After one second, the short-circuit cur-
rent of the load has reached the rated current of the IGBT. This decay
time is strongly determined by the reactances of the load, see Appendix A.5.
The period of the single half-waves is determined by the converter’s output
frequency at the time of failure. The calculated current is the minimum nec-
essary current that has to be conducted without desaturation and was taken
as starting point for the next investigations on the output characteristic.
5.2 IGBT Behaviour at Very High Currents
4.5 kV chips from M1 and M2 were used for first measurements. The press-
pack construction was the same as in Chapter 3, Figure 3.3. Since the com-
plete emitter side of the press-pack chips is covered by a molybdenum disc
and pressed with a copper stamp, both sides of the chip are cooled. This
will be an advantage for the temperature rise during a surge-current event.
No bondwires and solder layers are given. It has been reported for soldered
diode chips that surge-current events can lead to molten areas at the bond-
wire contact area, see [LSSD11], Chapter 2.2 and Figure A.9. This weak spot
is not existent using press-pack chips (homogeneous contacting is assumed).
The static output characteristic of the chips at high collector currents
was recorded with the high-current pulse generator Schuster DM 659 which
uses trapezoidal current pulses for testing. VCE and IC are measured shortly
before the falling edge of the current pulse. The pulse-width is measured
between the 50% values of IC,peak and has a maximum length of 500µs. The
gate voltage of the IGBT is applied externally and is constant during the
complete pulse. Thus, the IGBT will be turn on passively into the surge-
current pulse and shows a turn-on voltage peak, see also Equation (2.5).
Figures 5.4 to 5.6 show the IGBT I-V characteristics at high collector
currents. To shift the point of VCE-desaturation to high currents, the gate
voltage was increased up to 31.5V, which is significantly above the maxi-
mum datasheet value of 20V. The value of IC,sat could be increased from
275A (VGE = 15V) to approximately 1400A (VGE = 31.5V) in Figure 5.4.
Above VGE = 19V, the M1 IGBT chip is able to conduct 10 times the rated
current at room temperature without VCE-desaturation, Figure 5.4. If VGE is
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increased further, the voltage drop at a specific overcurrent can be reduced
even more and the complete surge-current event losses can be reduced, see
Section 5.3.1.
At 400K, VCE increases for a given collector current and the IGBT has
a lower IC,sat at the same gate voltage compared to the room-temperature
measurement, see Figures 5.4 and 5.5. VCE increases from 7.8V to 10.5V
at 500A for the VGE = 23V branch. At higher collector currents and gate
voltages, the IGBT is operating clearly above the TCP point in the transfer
characteristic. In this range, diﬀerent mechanisms influence the tempera-
ture behaviour of the IGBT, like the temperature dependency of the charge-
carrier lifetimes and mobilities, the emitter recombination [LSSD11] and the
bipolar current gain, see Figure 2.25(b). However, the most important fac-
tor is the dependency of the charge carrier mobilities µn and µp. They are
strongly reduced at higher temperatures (Figures 2.11 and A.10) and are
influencing the channel conductivity  (Equation (2.9)) and thus the voltage
drop across the IGBT.
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Figure 5.6 shows the output characteristic of the M2 chip. From the mea-
surements and the datasheet of this chip follows a lower value of IC,sat as
for chip M1, see Figure 2.32. Regarding the short-circuit ruggedness, this is
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an advantage. For surge-current capability, it is a disadvantage. Due to this
fact, the M2 chip needs higher external gate voltages to conduct the 500A
value, VGE   27V in Figure 5.6.
5.3 Dynamic Surge-Current Pulses
5.3.1 Measurements
Trapezoidal Pulses
The time-dependent trapezoidal surge-current behaviour of the M1 IGBT
chip was directly recorded with Schuster DM 659. The pulse-width was set to
the maximum possible value of 500µs, IC,peak was adjusted to 800A (16·Irat).
The required gate voltage of 29V was derived from the output characteristic
at 400K. Figure 5.7 shows the pulse at diﬀerent temperatures. Before the
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Figure 5.7: Surge-current pulse at diﬀerent temperatures (M1 chip),
VGE = 29V, pulse-width between
IC,peak
2 : 500 µs, IC,peak = 800A
surge current rises, the gate voltage is already high. Therefore, a passive
turn-on process occurs at the beginning of the current pulse. This leads to
a VCE turn-on peak VCE,passive, described in Section 2.1.1 for SC 3. The
increase of VCE,passive at higher temperatures agrees with [BDLH09] and will
lead to additional turn-on losses.
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Depending on the time of device failure in the converter, three IGBT
surge-current turn-on cases are conceivable:
1. Passive turn-on with VCE,passive (positive gate voltage applied, no cur-
rent is flowing until surge-current event)
2. IGBT is already turned on, conducting a load current and a surge-
current event occurs
3. Active turn-on into surge-current event
Case one was used for measurements and simulations in this section.
After the turn-on phase, VCE rises in Figure 5.7 due to the rising chip tem-
perature during the current plateau at 800A. For 400K, the surge-current
losses are distinctly higher. For a better investigation of the losses and the
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Figure 5.8: IC(VCE)-characteristics from measurements in Figure 5.7,
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temperature behaviour, the IC = f(VCE) characteristics of the pulses from
Figure 5.7 are pictured in Figure 5.8. As can be seen, the waveform of the
pulses can be split into a rising and a falling branch due to high chip temper-
atures. VCE is higher at the falling branch. Also the passive turn-on voltage
peak can be clearly observed and its contribution to the total losses can
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be estimated. A higher temperature results in a stronger spreading of the
IC = f(VCE) characteristic and thus to higher losses.
Already for this small pulse-width, the rise of temperature is significant.
Depending on the load parameters, the sine-shape waveform with a duration
in the millisecond range is more realistic. The rise of temperature during
the event will be much higher. Due to this, a loss estimation with ideal sine
current and voltage waveforms in equation (5.1) and the peak values taken
from the curve-tracer measurements above would lead to lower losses than
in the real case.
W =
Z 10ms
0
VCE · IC · sin2
⇣ ⇡
10ms
t
⌘
dt (5.1)
To overcome the limitations of the Schuster DM 659, 10ms sine-shape mea-
surements were done in the next paragraph with the help of a resonant
circuit. These pulses are related to grid errors with a frequency of 50Hz.
Sine-Shape Pulses
The following measurements were done at 400K (125  C) and at the resonant
circuit in Figure 5.9. The surge-current pulse is initiated by the thyristor T.
After turn-on, energy is transferred to the inductance L. As consequence,
the IGBT is exposed to a sine-shape current waveform. At the zero-crossing
of the current, T turns oﬀ. The duration of the pulse and the peak current
can be adjusted by the relation L/C and the pre-charged DC voltage:
thalf wave = ⇡ ·
p
L · C (5.2)
IC,peak =
VDCq
L
C
(5.3)
The gate voltage of the IGBT was constantly set to a pre-selected value.
Hence, the IGBT turns on passively into the surge-current pulse. The current
peak was adjusted to 15 times the rated current of the M1 chip (b= 750A,
corresponds to 31.5 kA for complete press-pack device). Figure 5.10 shows
a first 10ms sine half-wave at VGE = 32V. The current waveform has no
ideal sine shape due to the parasitic resistance Rpar of the circuit. Since the
800A trapezoidal pulse shown above was withstood by the chip at VGE =
29V, the gate voltage was adjusted only slightly higher. Unfortunately, the
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C
DUT
Rpar
L
D
VGE
T Isurge
Figure 5.9: Resonant circuit for investigating 10ms surge-current pulses
applied gate voltage was not high enough to prevent a desaturation of the
chip. Thus, high VCE voltages and losses are generated. Following from the
measured voltage across the thyristor (not pictured), the maximum value of
VCE remained below 100V. An overvoltage failure can be excluded.
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Figure 5.10: Destructive surge-current pulse (M1 chip), VGE ⇡ 32V,
IC,peak = 754A, pulse-width = 10ms, T = 400K
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Figure 5.11: Surge-current pulse (M1 chip), VGE = 40V, IC,peak = 754A,
pulse-width = 10ms, T = 400K, Wsurge = 85Ws
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Figure 5.12: Surge-current pulse (M1 chip), VGE = 45V, IC,peak = 754A,
pulse-width = 10ms, T = 400K, Wsurge = 69Ws
The temperature rise during the 10ms pulse seems to be too high to conduct
the adjusted current with an actually suﬃcient VGE value taken from the
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output characteristic in Figure 5.5. To shift the VCE-desaturation to higher
currents, VGE was increased even more. A measurement at VGE = 40V can
be seen in Figure 5.11. Now, the chip can withstand the 750A surge-current
pulse despite the VCE voltage wants to desaturate and shows values up to
38V at 7.5µs. A high energy loss of 85Ws during the pulse occurs which is
significantly higher compared to a typical energy loss during a short-circuit
pulse (10Ws, 10 µs duration, 3 kV, M1 chip). With a gate voltage of 45V,
the losses during the 10ms surge-current pulse can be reduced to 69Ws, see
Figure 5.12. A VCE-desaturation is completely suppressed. The contribution
of the passive turn-on voltage peak VCE,passive to the total losses can be
neglected. In contrast to the short-circuit case (especially SC 2 with steep
dvCE/dts) the gate voltage is barely influenced during the pulse and remains
constant. The VCE-voltage waveform has its peak after IC,peak and is strongly
deviating from sine-shape due to the temperature rise of the chip. Again, the
temperature behaviour is discussed in detail at the IC = f(VCE)-diagram in
Figure 5.13. As in Figure 5.8, the surge-current event splits into a rising and
falling branch. This time, the spreading between the branches is larger due
to the higher losses. At the falling branch, the VCE voltages are clearly higher
caused by the above mentioned temperature dependencies. Fortunately, the
temperature coeﬃcient is still positive, which is very important for a parallel
connection of many single chips.
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Figure 5.14 shows the 10ms surge-current pulse at the M2 chip. Since the
saturation current is quite lower as for the M1 IGBT, a gate voltage of 45V
is already necessary to conduct 540A (b= 13.5 · Irat) without visible VCE-
desaturation. Above this current, the M2 chip was destroyed. The M1 chip
succeeded 15 times the rated current at the same condition.
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Figure 5.14: Surge-current pulse (M2 chip), VGE = 45V, T = 400K,
Wsurge = 43Ws
5.3.2 Estimation of the Temperature Rise and Internal
Behaviour
An estimation of the chip’s temperature rise during a surge-current event is
very important for adjusting the external gate voltage. In this section, the
temperature rise was calculated for the chipM1. The losses from Figures 5.11
and 5.12 were used. It is presumed as first rough approximation that during
the surge-current pulse no heat is transported to adjacent layers (molybde-
num, copper, etc.). One has to consider that this simplification is only valid
for very short pulses (e.g. short-circuit pulse). From the chip area and the
thickness for this voltage range follows the volume of the single chip with
V ol = 1.525 cm · 1.525 cm · 0.055 cm = 0.128 cm3.
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With the density of silicon (%Si = 2.34 g cm 3) the weight of the chip is
calculated:
m = % · V ol = 2.34 g cm 3 · 0.128 cm3 ⇡ 0.3 · 10 3 kg.
With the help of the specific heat capacitance of silicon cth,Si and the mea-
sured loss of energy, the temperature rise of the single chip can be estimated
(temperature dependence of cth,Si was considered, values taken from Ta-
ble 2.6, iterative calculation of end temperature with MATLAB):
Q = m · c · T !
 TFigure 5.11 =
Q
m · c =
85Ws
0.3 · 10 3kg · cth,Si(T )J kg 1K 1 = 333K
 TFigure 5.12 =
Q
m · c =
69Ws
0.3 · 10 3kg · cth,Si(T )J kg 1K 1 = 274K (5.4)
Following from the measurement with desaturation in Figure 5.11, the end
temperature of the chip will be in the range of 458  C for a starting tem-
perature of 125  C. Since during the 10ms duration of the pulse heat is
transported to the adjacent layers, the two-side cooling of the chip has to be
considered.
Figure 5.15: Simplorer Cauer network for simulation of two-side press-pack
cooling
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For a more precise calculation of the temperature, a thermal Cauer net-
work of the press-pack was constructed, see Figure 5.15. The aluminium
metallization and the molybdenum plates on both sides were taken into ac-
count. The values for Rth and Cth were directly derived from the real M1
press-pack construction, see thicknesses in Table 2.3. The thermal capaci-
tance and resistance of silicon was calculated temperature-dependently with
cth,Si and  Si from Section 2.3.3. Since the molybdenum plates are relatively
thick, the copper stamps could be neglected for calculation. Simplorer ver-
sion 11 was used for simulation. As power input, the p(t)-waveform derived
from the measurement in Figure 5.12 was used. A homogeneous distribution
of the losses in the lateral direction (x-direction) was assumed.
Figure 5.16 shows the simulated temperature versus time characteristic.
As can be seen, it is necessary to consider the thermal network up to the
molybdenum plates. A maximum temperature rise of 170K at approx. 7ms
occurs for two-side cooling. The temperature decreased to 450K after 20ms.
 400
 500
 600
 700
 800
 0  5  10  15  20
T
em
pe
ra
tu
re
 in
 K
Time in ms
without cooling
with one-side cooling
with both-side cooling
462°C
343°C
295°C
Figure 5.16: Course of chip temperature (middle of the chip) during 10ms
sine-shape surge-current pulse from Figure 5.11
At this time, the next half-wave with lower IC,peak would occur in prac-
tice. Approx. 50K higher maximum values are reached for one-side cooling.
This would be the typical value for a soldered 4.5 kV IGBT chip exposed to
the 85Ws surge-current pulse. For this case, the emitter-side cooling was
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deactivated by a large value of Rsi1 in Figure 5.15. As shown for short-
circuit pulses in [HURR10], a copper emitter metallization in combination
with an improved Rth of the solder layer (diﬀusion solder) can lower the
rise in temperature for the one-side cooled chip significantly. The maximum
temperature without cooling is confirmed, compare with Equation (5.4). The
found temperatures are not atypical for surge-current events and have also
been observed for diodes, see [LSSD11] and Section 2.2.
To investigate the internal chip temperature distribution and to recapit-
ulate the Simplorer simulation, the surge-current behaviour of the 4-cell
↵pnp,high IGBT model was investigated with Sentaurus Device thermody-
namically. The circuit in Figure 5.17 was used. A switch shorts the current
source after 10ms. The peak current of the ideal sine half-wave was adjusted
to 750A and the duration was set to 10ms as in the measurements above.
The thermal surface conductances of the thermodes (thermal electrodes)
were adjusted to the real M1 IGBT.
DUT
Ipeak=750A, 50Hz
RG
CGE
VG
VTH
TH
Control
on after 10ms
Sine current source
Figure 5.17: Simulation circuit for surge-current investigations
At these high currents, gate voltages and temperatures, the simulation
model of the ↵pnp,high IGBT diﬀers more from the real M1 IGBT, see Fig-
ure 5.18(a). The saturation current of the model is higher at the same gate
voltage (29V). Thus, a lower VGE is necessary for the simulation to achieve
the same losses as in the measurement. The reasons for the diﬀerence can
be found in the limitations of the model. It cannot be ensured, if the val-
ues of the lifetimes and the behaviour of the emitters at high currents and
temperatures are in accordance with the real IGBT.
Figure 5.18(b) shows a surge-current simulation at VGE = 29V without
clear VCE-desaturation. The measured VCE waveform could be well repro-
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Figure 5.18: Simulated surge-current behaviour
duced. The dissipated energy during this pulse is approx. the same as for the
measurement in Figure 5.11 (86Ws). Hence, the thermal behaviour should
be comparable with the measurements. The maximum temperature occurs
at the time point t2 = 7.4ms. Figure 5.19(a) shows the global temperature
distribution in the 4-cell model at t2. The model was cut at the p-well of
the second cell to investigate the temperature behaviour in detail, see Fig-
ure 5.19(b). As can be seen, the temperature increase in the copper stamps
of the press-pack can be neglected and the assumption to consider only the
layers up to the molybdenum discs holds. Compared to the Simplorer sim-
ulation in Figure 5.16 (two-side cooling), a higher maximum temperature is
reached (326  C to 295  C). Nevertheless, the temperature calculation done
before can be confirmed. In contrast to the Simplorer model, the maximum
temperature is not fixed to the middle of the chip and the losses are gen-
erated directly by the semiconductor. For the Sentaurus Device simulation,
Tmax can be found at y = 200µm in the silicon region in Figure 5.19(b). The
temperature at the emitter-side cell region is 26K higher than at the collec-
tor side, see y = 0µm. Higher local current densities occur at this position.
Furthermore, the collector side is better cooled, more heat is discharged at
this side. The steps in the gradient of the temperature become visible for the
diﬀerent materials.
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Figure 5.19: Temperature distribution of 4-cell IGBT model (↵pnp,high) at
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Tstart = 400K
x in µm
y
in
µ
m
p-well
Mo
Si
Al
Figure 5.20: Current density of 4-cell IGBT model (↵pnp,high) at time point
t1 (IC,peak) in Figure 5.18
Figures 5.20 and 5.21 show the cell-near total-current density in the model
at the time point t1, see IC,peak in Figure 5.18(b). Due to the high gate
voltage and the high current which is flowing, high current densities up to
5000A/cm2 and more occur. Hence, cell latch-up must be taken into account,
see Section 5.5. However, the IGBT is able to handle such high current den-
sities as the measurements confirm. The charge-carrier distribution becomes
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Figure 5.21: Current density of 4-cell IGBT model (↵pnp,high) at time point
t1 (IC,peak) in Figure 5.18 – focus on third cell
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Figure 5.22: Electron lifetime, electron density and temperature at time
point t1 (IC,peak) in Figure 5.18. Cut through second p-well
more diode-like under surge-current condition. Figure 5.22 shows the life-
time of electrons, the electron density and mobility and the corresponding
temperature within the chip at IC,peak in Figure 5.18(b). The maximum tem-
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perature occurs at y = 180 µm. Consequently, the electron lifetime has its
maximum at this position, too (Equation (2.30)) and is following the temper-
ature distribution. In contrast to that, the electron mobility has its minimum
at 180 µm. Both parameters are influencing the charge-carrier density under
surge current and lead to the atypical sagged distribution, see electron den-
sity. For the static 750A case (dashed line, T = 400K = const.), the electron
density is almost linear and leads to a lower voltage drop across the drift re-
gion Vdrift. The p-emitter eﬃciency  p is less aﬀected by the temperature
(compare with calculation in Section 2.3). At 750A (t1),  p can be calcu-
lated with
jp
jn + jp
=
160Acm 2
537Acm 2
= 0.298.
As shown above, a detailed knowledge of the temperature behaviour of
the IGBT is one of the most important factors for the surge-current mode.
Similar to diodes, the IGBT can withstand high currents and temperatures,
if the applied gate voltage is suﬃcient to suppress VCE-desaturation. The
eﬀects of too high temperatures are discussed in Section 5.5.
5.4 Detection and Control of a Surge-Current
Event
It is essential to distinguish between a short-circuit and a surge-current event.
The gate voltage has to be increased for conducting a surge current. If VGE
is increased for short circuit, it would be fatal. The main findings in this
section have been already applied for patent [App12].
Figure 5.23 compares the simulated behaviour of a SC 2 with a typical
750A surge-current event. Both simulations were carried out at VGE = 15V.
The following listing describes the distinctive diﬀerences between a surge-
current and short-circuit event that were derived from Figure 5.23:
• dvCE/dt monitoring during desaturation: The VCE-desaturation
point is the point where VGE is insuﬃcient to carry the applied cur-
rent. dvCE/dt is significantly higher for short-circuit desaturation. It
holds (dv/dt)SC >> (dv/dt)surge, see Figure 5.23. Therefore, dvCE/dt
is compared with a preset critical value (dvCE/dt)crit during desatura-
tion. If dvCE/dt is below the critical value it must be a surge current
and VGE is increased.
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• diC/dt monitoring at high current values: When the current
reaches high values (above the load current (+IRRM)), diC/dt is moni-
tored for surge-current detection. In the case of a DC-link short circuit,
only Lpar (typically small) is present and leads to a very fast diC/dt
and desaturation. The surge-current inductance is much higher, also for
the diC/dt-snubber configuration (Section 4.3). It holds (di/dt)SC >>
(di/dt)surge, see Figure 5.23. It must be a surge-current event, if the
measured diC/dt is below a critical value (diC/dt)crit (e.g. diC/dt dur-
ing SC 2 or SC 1).
• VCE monitoring after turn-on: When an IGBT turns on into a
short circuit (SC 1), VCE,sat is not reached after turn-on, if Lpar is not
too high. If an IGBT turns on into a surge-current event, VCE,sat is
reached, see Figure 5.23 at 20µs. This method in combination with
the above mentioned criteria supports a surge-current detection.
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Figure 5.23: SC 2 (VDC = 2 kV, Lpar = 10µH) vs. surge-current event
(IC,peak = 750A) at VGE = 15V. Simulation with ↵pnp,high
IGBT model
• VGE monitoring at turn on and during conducting Iload: When
an IGBT turns on into a SC 1, the Miller plateau is not clearly present
in the VGE waveform. For surge-current turn-on, it would be present.
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When a SC 2 occurs, a gate-voltage peak VGE,peak can be measured
due to fast desaturation and the CGC-feedback. If a surge current oc-
curs during the conducting state, VGE,peak will be less since dvCE/dt is
flatter. Again, this method in combination with the above mentioned
criteria supports a surge-current detection.
After a surge-current detection, VGE is increased. Since the desaturation
process is slower, the reaction of the gate unit must not be as fast as for
the short-circuit case. A shunt or Rogowski coil can be applied for current
measurement, see descriptions in Section 4.3.
Two control options exist to suppress VCE-desaturation:
1. A preset high gate voltage is applied during the duration of the surge-
current event (e.g. VGE = 45V = const.).
2. The gate voltage can be dynamically increased to a suﬃcient value by
a VCE-clamping circuit similar to Active Clamping.
The second possibility leads to less stress for the gate oxide, but typically
results in higher losses for the IGBT chip and subsequent higher tempera-
tures. A circuit, which can dynamically increase the gate voltage, is shown
in Figure 5.24. The switch S1 is only activated, if a surge current has been
detected. For all other cases, the circuit is deactivated. D1 blocks a current
flow from the IGBT gate to the collector. D2 can be a Schottky diode or
a suppressor diode with a definite breakdown voltage. With the help of the
DUT
RG
CGE
VG
Vo↵
Isurge
D1
D2
S1
Figure 5.24: VCE-clamping circuit for surge-current protection
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voltage source Vo↵ the oﬀset between VCE and VGE can be controlled and thus
the surge-current losses. Depending on the sign of Vo↵ , VGE can be greater
or less than VCE. Figure 5.25 shows the simulated behaviour during a surge-
current event with and without activated VCE-clamping. For the clamped
case, VCE was adjusted to be 1.5V higher than VGE. When VCE reaches the
16.5V value at 1.2ms in Figure 5.25, the gate voltage is increased. The gate
voltage comes back to the applied 15V value at 9ms. Unfortunately, the
losses are increased from 49.5Ws (VGE = 40V = const.) to 107Ws for the
VCE-clamping case. The value of Vo↵ must be chosen well. Lower losses are
achieved when VGE >VCE during clamping.
As explained in Section 5.1, the duration and the number of the sine half-
waves during a complete surge-current event is determined by the load (e.g.
grid-related, output-related (motor)). With the help of the calculated surge-
current waveform of the example motor load from Figure 5.3, the gate-control
scheme is discussed.
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Figure 5.26: Surge-current waveform and VGE-control of the example with a
synchronous motor as load
Two control options are possible:
1. During all sine half-waves which have a peak current higher than a
critical current (e.g. 2.5 times the rated current of the IGBT) a preset
high gate voltage is applied (VGE = 45V = const. for 330ms in Fig-
ure 5.26(a)).
2. VGE is dynamically adjusted to a specific current value every single
sine half-wave, Figure 5.26(b). This can be done with the help of the
explained protection circuit in Figure 5.24.
The selection of a proper control method is again depending on the allowed
IGBT losses and temperatures during the surge-current event and the stress
for the gate oxide. For case 1, the losses are significantly smaller, but the
requirements for the gate oxide are higher. An estimation of the gate-oxide
ageing and limits for the IGBT temperature are given in the next section.
5.5 Ageing and Failure Mechanisms
A surge-current event stresses an IGBT chip in many ways. The metallization
is charged with high temperatures, reconstruction which lead to a higher
electrical resistance cannot be excluded, see [LSSD11]. For soldered chips
with bondwires, the solder layers and the bondwire-surface connection can
degrade. Nevertheless, the focus in this section is more related to press-
pack chips. Especially the gate-oxide reliability and silicon-related failures
are discussed.
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At first, the gate-oxide ageing during a surge-current event is calculated.
For a worst-case calculation, the 330ms 45V pulse from Figure 5.26(a) was
used, which was directly derived from the synchronous machine example, see
Section 5.1. From the literature follows the unified linear field-acceleration
model which describes the thermochemical time-dependent dielectric break-
down time (tBD) of a gate oxide, see [MB85], [Kim97] and Equation (5.5).
This model explains the breakdown regarding the field-enhanced bond break-
age, see also [HL99]. The model is verified for oxide thicknesses dox   4 nm
and holds also for thicker oxide layers as in high-voltage IGBTs. The elec-
tric field at the oxide Eox should be smaller than 12MV/cm when using
Equation (5.5).
tBD = A · exp
✓
 H0
⇤
kBT
◆
· exp (  (T )Eox) [s] (5.5)
The field acceleration parameter is given with [Kim97]
 (T ) = b+
c
T
⇡ 0.78 + 0.064
kBT
[cm/MV], (5.6)
and the electric field at the gate oxide with
Eox =
VGE
dox
[MV/cm]. (5.7)
The change in enthalpy from a stable state to an activated transition state
for breakdown  H0⇤ can be expressed with the help of the activation energy
Ea
 H0
⇤ = Ea + kB · c · Eox [eV], (5.8)
with
Ea = 1.15  0.07 · Eox [eV], [Kim97]. (5.9)
Using Equation (5.6), c can be written as
c =
0.064
kB
. (5.10)
Finally,  H0⇤ results in
 H⇤0 = 1.15 eV  Eox · 0.006. (5.11)
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Figure 5.27: Time to dielectric breakdown versus applied electric field at ox-
ide – calculation for diﬀerent temperatures
In Figure 5.27, tBD was plotted against the applied electric field at the
oxide at diﬀerent temperatures. The two vertical lines describe the electric
field for two diﬀerent gate voltages for a typical gate-oxide thickness of 80 nm.
The calculated values of Eox at the gate oxide match with the values found
in the simulation. For the estimation of the gate-oxide ageing during the ex-
ample surge-current event, a high average temperature of 550K is assumed.
At this temperature and an applied gate voltage of 45V, the time to dielec-
tric breakdown is 1.16 days. Considering the gate-pulse length of 330ms in
Figure 5.26(a), 3.3 · 10 4% of lifetime is consumed. In other words, the gate
oxide can be stressed 303,030 times with the example pulse until breakdown.
Beside the gate-oxide reliability, the maximum allowed temperature of
the complete press-pack IGBT system should be known. The lowest melt-
ing temperature has the aluminium metallization which is in the range of
660  C. For even higher temperatures, aluminium spikes can grow into the
semiconductor. However, very high temperature gradients are necessary for
this mechanism [SBN+11]. This is typically not the case for surge currents,
but for filamentation processes. Also mechanical destructions due to strong
thermal expansion cannot be excluded [LSSD11]. Furthermore, the intrinsic
carrier density ni strongly increases for high temperatures. It is in the range
of 6 · 1015 cm 3 for 326  C (Figure 5.19(b)). Finally, a negative diﬀerential
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temperature coeﬃcient (NTCR) can occur, leading to a thermal runaway of
single chips in a parallel connection. Also current filamentation at a single
chip is possible, see Section 2.2. Nevertheless, as the measurements show,
the high temperatures can be withstood by the chip because the IGBT has
not to be turned oﬀ actively and no (high) VCE is applied after turn-oﬀ. Ad-
ditionally, the failure which causes the surge-current event is typically not
repetitive. Since irreversible changes of the IGBT cannot be excluded, a test
procedure should be applied after the successful pass of a surge-current event.
The gate-leakage current and the blocking capability of the used IGBTs in
this work were measured after some pulses. No irregularities could be de-
tected.
(a) Destructed chip from sine
surge-current event
Anode, Emitter
Cathode, Collector
junction termination
high current
densities
p
n 
n+
current
flow
(b) Current flow close to the junction-
termination area (e.g. pin-diode guard-ring
structure)
Figure 5.28: Failure pattern and reason for destruction. Failed chip from Fig-
ure 5.10
In Figure 5.10, a chip was destructed during a VCE-desaturation process.
The failure pattern of this chip in Figure 5.28(a) shows a small hole on the
emitter side of the chip at the transition between the active area and the
junction termination, see circle and arrow on the emitter side. A crack is
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pointing to a large molten area which can be seen on both chip sides. It is
supposed that the small hole at the emitter side’s junction termination is the
starting point of the destruction. The failure point can be linked with a worse
cooling at this region and high current densities at the emitter-side border of
the active area during conduction (Figure 5.28(b)). These locally high current
densities are typical for chip devices with a junction termination like guard
rings or VLD (Variation of Lateral Doping). The crack and the large molten
region might be subsequent failures. The current densities at this point can
be reduced by the HDR principle from Infineon [BHS+03], [SBF+13]. For
this, the cathode/collector-side emitter eﬃciency is reduced with the help of
p-areas at the region of the junction termination (weakly-doped p-areas for
IGBT).
Beside desaturation, also latch-up can be critical. Since very high tem-
peratures occur, the built-in voltage of the n+-p-well-junction is reduced. A
turn-on of the parasitic thyristor becomes more probable. In such a case,
current filamentation can occur and destruct the IGBT. However, in con-
x in µm
y
in
µ
m
weak cell
Si
Al
SiO2
Mo
Figure 5.29: Current density of 4-cell IGBT model (↵pnp,high) with weak
third cell at time point t2 (Tmax) in Figure 5.18
trast to normal turn-oﬀ or short-circuit turn-oﬀ, a high electron current is
flowing the complete time. Additionally, the surge current passes naturally
through the zero point, which will turn-oﬀ the parasitic thyristor. To force
a possible latch-up, the weakened 4-cell model from the STO section was
used (weak third cell). A surge-current simulation as in Figure 5.18 with
VGE = 29V was performed. The total current density at Tmax in Figure 5.29
shows no latch-up or current filamentation. This confirms the assumption
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that the IGBT is relatively robust against latch-up under surge-current con-
dition. Figure A.8 in the appendix shows an additional IGBT surge-current
failure that was observed during a 800A sine-shape pulse. A filamentation
process is supposed to be the cause of failure.
It was shown in this chapter that the IGBT can have a great surge-current
capability. The corresponding 4.5 kV free-wheeling diode of chip M1 has the
same active area and a rated surge-current capability of 857A for a 10ms
sine-shape pulse at 25  C. Following from the surge-current measurements in
this chapter at 125  C, the IGBT’s surge-current capability is in the same
range. It must be noted that rectifier diodes or thyristors can have a signifi-
cantly higher capability for the same active area. However, VCE-desaturation
must be counteracted in any case with high applied gate voltages. According
to discussions with Infineon1, applying these high gate voltages (e.g. 45V)
for short time intervals should not be very critical. The analysis of the gate-
oxide reliability above confirms this statement. Nevertheless, additional ex-
perimental investigations should be done when reaching the end-of-life limit.
For thin low-voltage IGBTs, the surge-current event can be more critical
due to the small thermal capacitance. Maybe IGBTs specially manufactured
with higher IC,sat can overcome this fact. A trade-oﬀ between short-circuit
and surge-current capability has to be found. Finally, it will be a big advan-
tage for a converter, if a surge current can be conducted through its IGBT
switches.
1Discussion with Infineon; Email conversation with Dr. Martin Kerber, April 2013
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6 Summary and Outlook
This work investigates the ruggedness of high-voltage IGBTs. The main as-
pects are the short-circuit and surge-current capability. The purpose of this
work is to get a deep physical understanding and to protect the IGBT dur-
ing these modes. The experimental results are supported by semiconductor
simulations using a specially self-designed IGBT model. Mainly dynamic
processes were investigated including the short-circuit turn-on process with
subsequent self-turn-oﬀ mechanisms and the fast short-circuit turn-oﬀ with
its dynamic overvoltage-clamping. Since the parallel and series connection of
single IGBTs is often used, the short-circuit investigations were extended to
multichip constellations. The surge-current mode of the IGBT is introduced,
which brings an advantage for the complete system protection.
Without knowledge of the detailed real IGBT structure, a 4.5 kV semi-
conductor model with planar-cell technology was constructed to analyse the
measured short-circuit and surge-current waveforms. It is based on the IGBT
chip of manufacturer 1. With the help of static and dynamic measurements
it is shown that the model fits the characteristics of chip M1 over a wide
range.
The adjustment of ↵pnp respectively  p is a main factor during the design
process. In accordance with [Kop10] it is shown that the field peak during
short circuit can move from the p-well-n -junction to the collector-side pn-
junction for low ↵pnp. Furthermore, ↵pnp controls strongly the breakdown
and post-avalanche characteristic. The breakdown theory of the bipolar tran-
sistor can be applied to the IGBT when the current is small. The empirical
law by Miller [Mil57] can be used to calculate VBD in dependence of ↵pnp
for a fit factor of m = 35. The maximal attainable breakdown and post-
avalanche voltage is the voltage of the open-emitter configuration VCB0. For
higher currents after breakdown, the amount of free electrons and holes is
higher than the base doping. At this point, they are directly influencing the
electric-field shape and the post-avalanche voltage. For high ↵pnp (e.g. 0.5),
more free holes are present and the field gradient becomes steeper, Vpa is
strongly reduced and significantly smaller than VBD. From low to high VCE
voltages, ↵pnp rises. Close to VBD, ↵T is approx. unity and it holds  p ⇡ ↵pnp.
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It was shown that it is possible to record the complete I-V characteris-
tic up to the breakdown point of a high-voltage IGBT non-destructively.
For this, short-circuit type 1 measurements were performed. It was experi-
mentally shown that the breakdown voltage is reduced for higher collector
currents and gate voltages above the threshold point. The measured output
characteristic was analysed by simulations. The rise of the saturation cur-
rent for diﬀerent applied gate voltages and ↵pnp is determined by the internal
electric-field shape and its influence on the eﬀective base width of the pnp-
transistor part. The saturation current rises more steeply, if ↵pnp is high.
Furthermore, it has been shown that at high collector currents after voltage
breakdown the gate-voltage branches collide with the VGE = 0V character-
istic. At this point, the impact ionization is dominating the complete IGBT
behaviour while the injected charge carriers by the n-channel, which is still
opened, play only a minor role. In agreement with [Kni11] it was found that
diﬀerent NDR and PDR regions are present in the breakdown characteris-
tic. For very low ↵pnp, the characteristic shows only a single NDR region.
Hence, the field-stop buﬀer design and the p-collector doping must be cho-
sen well. An optimized structure regarding the breakdown and short circuit
was constructed and denoted as ↵pnp,high model. Also in [Kop10] an IGBT
with increased collector-side hole injection shows a more rugged short-circuit
behaviour.
Measurements with low parasitic influences were performed at a self-con-
structed single-chip test bench. It has been found that the IGBT can turn
itself oﬀ shortly after short-circuit turn-on. The mechanism is denoted as
Self-Turn-Oﬀ (STO) and is particularly pronounced under short-circuit type
2. This mechanism is caused by the feedback of the Miller capacitance during
collector-emitter desaturation and subsequent negative gate currents (flowing
out of the chip gate). A second discharge mechanism is the impact of a
negative diﬀerential Miller capacitance, as described in [BSE11]. Although
dvCE/dt is positive, CGC can discharge CGE due to a decreasing electric field
in the gate oxide. If LG is high (> 1.2 µH for single chip), the IGBT was
destroyed during STO. For the first time, semiconductor simulations of the
short-circuit type 2 are shown at high-voltage IGBTs. Current filamentation
was found to be the root cause of STO destruction. Active Clamping, a low
RG,on and a clamping element (suppressor diode) directly at the chip gate
counteract STO.
Simulations and measurements showed that the course of VCE during fast
short-circuit turn-oﬀ is described by the above mentioned breakdown char-
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acteristic of the IGBT. Although RG,o↵ was decreased to very low values,
VCE is not further increasing. Similar to the STO, current filaments can
occur due to NDR regions at the breakdown branch. An investigation of de-
structed chips shows holes within the active chip area and support current
filamentation as reason of failure. An adjustment of ↵pnp to slightly higher
values (e.g. ↵pnp ⇡ 0.4) generates additional PDR regions which counteract
filaments. A low RG,o↵ and Active Clamping reduce the turn-oﬀ overvoltage.
Disadvantageously, this leads to a higher dissipated energy.
Investigations on a di/dt snubber circuit showed that it is necessary to
clamp the gate voltage to a specific value during short circuit. Otherwise,
the short-circuit current peak becomes high and subsequent high overvoltages
across the snubber capacitance occur. In addition, fast short-circuit detection
methods have been verified at a press-pack device. The detection by the
measurement of the collector current with a Rogowski coil was the most
robust method.
It has been observed for parallel and series connected IGBT chips that
already small deviations in the static output characteristic have large con-
sequences on the short-circuit behaviour. Non-symmetrical gate-symmetry
resistors in the parallel connection lead to a very critical short-circuit type
2. Single chips can be overloaded. In the series connection, which is ex-
plained at the 3-level NPC topology, the collector-emitter voltage distribu-
tion is strongly determined by the pre-adjusted load current and the single
saturation currents of the IGBTs. The VCE-desaturation detection can be dis-
turbed. Similar to [Mit09], a short-circuit turn-on with reduced gate voltage
can mostly guarantee a distinct VCE-desaturation at the turning-on chip.
The surge-current capability of thyristors and diodes is well known and
utilized in many applications. In this work, the surge-current capability of an
IGBT is introduced. The advantage of a converter which can conduct a surge
current through its IGBT switches is shown. Asymmetric load short circuits
caused by a previous semiconductor failure can be symmetrized. Therefore,
the IGBT has to conduct currents up to twenty times the rated current.
To suppress VCE-desaturation, a high gate voltage has to be applied. To
distinguish between short circuit and surge current, the collector current and
the dvCE/dt has to be monitored. For surge current, the desaturation velocity
(dvCE/dt) and diC/dt is times lower compared to the short-circuit case. The
maximum chip temperature during a typical 10ms surge-current pulse was
calculated with approx. 300  C, which is not atypical for surge-current events.
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It is shown that the IGBT can have a similar surge-current capability as a
usual free-wheeling diode which is rated for the same voltage. When both-
side cooling is applied, the maximum temperature is 50K lower as for one-
side cooling. A first calculation of the IGBT’s gate-oxide reliability (chipM1)
during a typical surge-current event at a given motor load demonstrates that
it is possible to withstand about 3 · 105 events at VGE = 45V and a pulse
length of 330ms until gate-oxide breakdown.
This work oﬀers also further research topics:
• The shown complete I-V characteristic up to the breakdown point
should also be recorded for low-voltage IGBTs. Due to the diﬀerent
used technologies (PT, NPT, etc.) diﬀerences are to be expected com-
pared to the high-voltage IGBT.
• The occurrence of the self-turn-oﬀ mechanism should be investigated
on further IGBTs from diﬀerent manufacturers. The influence of the
housing should be considered. Furthermore, the impact of diﬀerent
technologies (Trench/Planar) on the STO will be interesting.
• The findings about short-circuit dynamics, like the voltage-clamping
during turn-oﬀ, can also be tested and verified for low-voltage IGBTs
(e.g. 600V class). A profound knowledge of the I-V characteristic of
low-voltage IGBTs can bring a benefit for the unclamped-inductive
switching process, explained e.g. in [SHBB00].
• The surge-current capability of an IGBT should be directly tested
within a converter application. For this, a new gate unit has to be
developed which can provide high gate voltages e.g. up to 60V. The
three mentioned turn-on cases must be taken into account.
• The surge-current capability of a soldered IGBT chip is to be investi-
gated. In combination with bondwires additional failures can occur.
• The findings about gate-oxide reliability at high applied gate voltages
are preliminary. Gate-stress tests until gate-oxide breakdown should
be performed, such as rectangular test pulses with VGE = 45V with
a duration of 330ms at higher temperatures (stress during a typical
surge-current pulse).
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A.1 High-Voltage Single-Chip Test Bench
insulating
transformer
remotely
controlled
scope
DC supply
load
DC-link capacitor
with SIGBT
discharge
relay
test
circuit
Figure A.1: Complete test bench
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GDU 1 GDU 2
LS dummy stack
for temperature
measurement
Figure A.2: View on power-electronic test circuit. Series connection of two
IGBTs with applied turn-on snubber circuit
Figure A.3: Clamp for chips intended for press-pack housing. Here: 4 parallel
connected IGBT chips, IC of one chip is measured with Rogowski
coil
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A.2 Generated Mesh
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Figure A.4: Mesh at channel and p-well region for half-cell IGBT model
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Figure A.5: Mesh at field-stop and p-emitter region for half-cell IGBT model
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A.3 Additional Failure Pictures
(a) M1 chip, melted silicon at chip corner.
No signs of damage on emitter side
(b) M2 chip, small pinhole at the border be-
tween junction termination and active area
Figure A.6: Destruction by to high reverse voltage
Figure A.7: Typical failure pattern of destructedM1 IGBT chip during STO,
corresponding measurement in Figure 4.3
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A.3 Additional Failure Pictures
(a) Total view (b) Zoom on failure point at emitter side
Figure A.8: Failure of chip M1 during 800A 10ms sine-shape surge-current
pulse at Tstart = 400K
Figure A.9: Failure of 4.5 kV Mitsubishi free-wheeling diode during surge-
current event (from power module: CM400HB-90H)
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A.4 Additional Equations and Dependencies
Mobility Dependencies
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Figure A.10: Hole mobility versus temperature at diﬀerent carrier
concentrations
As explained in [Sch91] and [Lut06], the temperature and carrier-concentration
dependencies of the mobilities in silicon can be calculated for holes with:
µp = 36
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For electrons holds:
µn = 47
✓
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Influence of the Relation ⌧n/⌧p on IGBT Output
Characteristic
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Figure A.11: Output characteristic of ↵pnp,high model at diﬀerent ⌧n/⌧p-
relations. ⌧HL ⇡ const., T = 300K
When ⌧p is increased, the transport factor and thus the bipolar current
gain and the leakage current will increase, see Equation (2.21). For lower
voltages, the eﬀective base width of the pnp-transistor is large and strongly
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varying with the applied collector-emitter voltage. Therefore, the transport
factor is significantly lower than unity and ⌧p will have a big influence. This
explains the increase of leakage current at lower voltages, if ⌧p is increased
in Figure A.11. At higher VCE, ↵T is close to unity and the influence of ⌧p
is small.
Short-Circuit Current of a Phase of a Synchronous
Machine
ia =  uˆ(t<0) ·
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Stator-phase current during a three-phase symmetrical surge short-circuit
event at a synchronous machine. Equation was taken from [Mül90]. Descrip-
tion of values see datasheet A.5, saturated values.
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Passive Turn-On SIGBT
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Figure A.12: Passive turn-on, measured during SC 1 of DUT at the outer
load terminals of the SIGBT. VDC = 1.5 kV, Lpar = 750nH,
single M1 IGBT as DUT with RG,on = 150Ω
The real turn-on voltage peak at the inner IGBT chips of the SIGBT power
module can be calculated with:
VCE,passive,real = VCE   (IC · Rpar,module)  (diC/dt · Lpar,module) (A.8)
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Synchronous Motor Datasheet
Figure A.13: Datasheet of a 12MW synchronous motor
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MV7000 Converter
The pictures and data of MV7000 converter series were taken from1.
Figure A.14: Complete structure of MV7000
For multiple drives applications with both motoring and
regenerating motors (typically tension reels in the metal
industry), a common DC link fed by a single active front
end is perfectly suited for reducing overall equipment cost
and footprint and energy optimization. 
Soft start-up without grid disturbance (patented)
MV7000 provides low inrush current when energizing the
drive. Pre-magnetizing of the input transformer is achieved
by means of auxiliary transformer. Closing of main circuit
breaker is completed without incoming bus disturbances.
Greater efficiency and compatibility 
with all motors
The inverter features the new “Press-Pack” IGBT power
semiconductors, which enhances the power capabilities
of the MV7000 in the larger sizes. For the higher powered
range these devices give considerably increased power, less
losses and improved reliability due to lower component
count and rugged design. As a result, the MV7000 is at
the top level for reliability, efficiency and power density.
The PWM 3-level NPC inverter provides excellent output
waveform, and subsequently very low current THD (total
harmonic distortion).
This results in negligible de-rating of the driven machine
and negligible amplitude of torque pulsation at the shaft,
a huge benefit for critical process applications.
The drive can supply either new machines with standard
insulation or machines in retrofit applications.
The PWM control strategy used by the MV7000 means
high quality performance, with adjustable PWM patterns
and frequency at every operating point, providing a wide
range of flexibility for:
■ low commutation losses
■ low motor THD
■ operating at very low frequency, with full torque
■ operation at high frequency, up to 300 Hz.
■■■ A complete range of high 
performance drives 
MV7000 drives cover the medium and high power range
up to 33MW at two motor voltages 3.3 and 6.6kV at 
present, and 4.16kV in the near future.
The drives are water cooled PWM (pulse width modulation)
voltage source inverters. They can feed both induction and
synchronous machines with high performance vector
control, in all speed ranges from marine low speed 
propulsion drives to high speed compressor drives without
a gearbox. The MV7000 drive is modular and features 
different options, such as regenerative front ends, dynamic
braking choppers, connection to a DC link, so that the
drive can be configured to suit virtually all applications.
■■■ Advanced technology to support
advanced requirements
Low harmonics without costly equipment
MV7000 features as standard a 12-pulse (or 24-pulse) diode
front end, fed by a 2 (or 4) phase-displaced secondary 
windings transformer. The harmonics injected into the 
network are very low. The drive complies with international
standards for voltage and current harmonic distortion,
without any harmonic filters nor var-compensation 
equipment. The drive continues to operate through network
drops without tripping. When required, electrical braking 
is available by an optional dynamic braking chopper 
connected to a resistor.
Energy optimization
For reversing applications also with frequent braking, a
PWM active front end ensures the regeneration of the
energy to the network. Additionally, the active front end
gives unity power factor and a sinusoidal input with 
negligible harmonics. 
MV7303 3 3.75 660 2800 800 2800
MV7304 4.2 5.25 900 4200 1000 4800
MV7306 6 7.5 1350 4200 1000 5000
3.3 MV7308 8.4 10.5 1800 4200 1000 5400
MV7312 12 15 2700 5000 2000 10000
MV7316 16.8 21 3600 5000 2000 10800
MV7608 8.4 10.5 900 8800 1200 12000
MV7612 12 15 1350 9600 1200 12500
6.6 MV7616 16.8 21 1800 9600 1200 13300
MV7624 24 30 2700 9600 2400 17000
MV7632 33.6 42 3600 9600 2400 26600
Technical data, dimensions and weights given for basic standalone drives are subject to change without notice. Please contact Converteam for details
and delivery times.
Output Reference Output Output Output Width Depth Weight
voltage power power current
kV MW MVA A (mm) (mm) (kg)
© Converteam l Feb. 07 MV7000 3 l
Figure A.15: Technical data of MV7000 converter series
1MV7000 brochure by Convertea , 2007
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The MV7000 drives are designed to meet your expectations
in terms of:
■ performance with high efficiency above 99%
■ reliability with press-pack IGBT technology, fuseless 
protection and low component count
■ compactness, modularity and front access
■ low operating costs.
In addition, they offer you additional benefits such as: 
■ quality of machine supply (high-grade torque, 
no machine derating, low noise and vibration 
level)
■ minimum network interference (low harmonics, 
high power factor)
■ ease of use (advanced control features, function 
block diagram, operating panel, remote PC)
■ ease of maintenance (monitoring system, all front 
access, modular construction).
■■■ Designed to better 
serve your needs
The new Converteam range of high performance medium
voltage drives, MV7000, brings innovation to the field of
large drives technology. It gives an effective answer to your
increasing demand for outstanding performance, excellent
reliability and improved compactness.
Using proven technology from Converteam’s extensive
range of drives, the MV7000 converters offer compact and
efficient design that perfectly fit in with the more dynamic
and high performance demands:
■ general applications: fans, compressors, pumps, 
mixers, extruders, wind turbines, wind and water 
tunnels, mine winders, conveyors, test benches
■ high speed drives for oil and gas: high speed 
compressors
■ drives for metals industry: section mills, hot strip 
mills, cold rolling mills
■ drives for marine, naval and offshore applications.
With over a century of recognized excellence in electrotechnics and power 
electronics, the Converteam group is a leading worldwide engineering company 
in power conversion. We offer you a broad range of solutions that harness 
the latest technology to match your individual requirements.
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Figure A.16: MV7000 3-level NPC converter topology
Figure A.17: Press-pack IGBT with holder and gate unit
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Fig. 1: Schematic of snubbered three-level NPC PPI inverter 
Loss optimization 
Introducing a turn-on snubber in IGBT-voltage source inverters raises several questions concerning 
loss optimization.  First, the snubber inductance in combination with the gate controlled turn-on speed 
allows an IGBT turn-on loss reduction.  Second, the snubber inductance creates losses mainly in the 
snubber resistance during demagnetization at both forced and natural commutations.  During forced 
commutations, the IGBT turn-off current is forced into the CClamp and LS demagnetized; during natural 
commutations the main diode peak reverse-recovery current built up in LS has be cut as well.  These 
losses impact on inverter efficiency; they increase roughly proportional with the inductance value.  
There are two main targets for the design: 
- to retrieve the maximum power increase for the inverter based on lower IGBT switching 
losses, 
- to keep the overall inverter losses constant, i.e. the additional snubber losses should not be 
higher than the gain in IGBT switching losses. 
Both targets have been achieved. 
Short-circuit capability 
One of the advantages of IGBTs in voltage source inverters is their short-circuit behavior.  IGBTs are 
able to limit short-circuit currents to about 5-10 times their nominal current and to turn off these 
currents within an about 10-µs time frame.  This high turn-off current causes a much higher clamp 
capacitor voltage overshoot compared to switching at nominal current.  Neglecting the influence of 
damping by the snubber resistance during capacitor charge and other second order effects, the value of 
the capacitor overvoltage is given by 
 
Clamp
S
LSCclamp C
LIU  ' . (1) 
In order to maintain the clamp capacitor value small, the value of the snubber inductance needs to be 
kept small as well.  
Another possibility to address the target of a reduced snubber capacitor overcharge is the reduction of 
the IGBT peak short-circuit current.  
An equivalent circuit is presented in Fig. 2 that enables the reduction of short-circuit current value 
when the IGBT turns-on into a short circuit [6].  The idea behind is that for a small period of time after 
turn on, the gate-emitter voltage is limited to a value smaller than that which is applied during the 
conducting phase and that defines the on-state losses.  The operation is quite simple to explain. 
Figure A.18: Snubber circuit applied to MV7000 converter. Picture taken
from [BSJ13]
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